MAX4028/MAX4029

Triple/Quad, 2:1 Video Multiplexer-Amplifiers with Input Clamps

General Description

The MAX4028/MAX4029 are 5V, triple/quad, 2:1 voltage-feedback multiplexer-amplifiers with input clamps and a fixed gain of +2V/V (6dB). Channel 1 (IN1A and IN1B) inputs are clamped to the video sync tip of the input signal, while the remaining inputs can be clamped to either the video sync tip or the video sync of channel 1 (IN1_). The latter is referred to as a key clamp and is pin selectable. Selectable clamp/key-clamp inputs and fixed-gain video output buffers make the MAX4028/MAX4029 ideal for video-source switching applications such as entertainment systems, video projectors, and displays/TVs. Both devices have 20ns channel switching times and low ±10mVP-P switching transients, making them ideal for high-speed video switching applications such as on-screen display (OSD) insertion.

The MAX4028/MAX4029 have a -3dB large-signal ($2V_{P-P}$) bandwidth of 130MHz, a -3dB small-signal bandwidth of 210MHz, and a 300V/µs slew rate. Low differential gain and phase errors of 0.2% and 0.4°, respectively, make these devices ideal for broadcast video applications.

The MAX4028/MAX4029 are specified over the -40°C to +85°C extended temperature range and are offered in 16-pin and 20-pin TSSOP/SO packages.

Applications

- Blade Servers
- Security Systems
- Video Projectors
- Displays and Digital Televisions
- Broadcast and Graphics Video
- Set-Top Boxes
- Notebook Computers
- Video Crosspoint Switching

Selector Guide

PART	NO. OF 2:1 MUX-AMPS	GAIN
MAX4028	3	2V/V
MAX4029	4	2V/V

Pin Configurations appear at end of data sheet.

Features

- Single +5V Operation
- Independently Selectable Sync-Tip or Key-Clamp Inputs
- Adjustable Key-Clamp Voltage
- 130MHz Large-Signal -3dB Bandwidth
- 210MHz Small-Signal -3dB Bandwidth
- 300V/µs Slew Rate
- 20ns Switching Time
- Ultra-Low ±10mV$_{P-P}$ Switching Transient
- 0.2% Differential Gain/0.4° Phase Error
- Low-Power, High-Impedance Disable Mode

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX4028EUE	-40°C to +85°C	16 TSSOP
MAX4028EWE	-40°C to +85°C	16 Wide SO
MAX4029EUP	-40°C to +85°C	20 TSSOP
MAX4029EWP	-40°C to +85°C	20 Wide SO

Typical Operating Circuit



maxim integrated™

Absolute Maximum Ratings

Supply Voltage (V_{CC} to GND).....-0.3V to +6V
IN_A, IN_B, OUT_.....-0.3V to (V_{CC} + 0.3V)
$\overline{DISABLE}$, A/B, KEYREF, CLAMP/$\overline{KEY}$_.. -0.3V to (V_{CC} + 0.3V)
Current Into IN_A, IN_B .....±0.5mA
Short-Circuit Duration (V_{OUT} to GND).....Continuous
Short-Circuit Duration (V_{OUT} to V_{CC}) .....(Note 1)
Continuous Power Dissipation (T_A = +70°C)
16-Pin TSSOP (derate 9.4mW/°C above +70°C).....755mW
16-Pin Wide SO (derate 9.5mW/°C above +70°C) 762mW
20-Pin TSSOP (derate 11mW/°C above +70°C).....879mW
20-Pin Wide SO (derate 10mW/°C above +70°C) 800mW
Operating Temperature Range..... -40°C to +85°C
Junction Temperature.....+150°C
Storage Temperature Range..... -65°C to +150°C
Lead Temperature (soldering, 10s) .....+300°C

Note 1: Do not short V_{OUT} to V_{CC}.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics

(V_{CC} = +5V, GND = 0V, R_L = 150Ω to GND, $V_{\overline{DISABLE}}$ = +5V, R_{KEYREF} = 6kΩ, C_{IN} = 0.1µF to GND, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Operating Supply Voltage Range	V_{CC}	Guaranteed by PSRR		4.5		5.5	V
Quiescent Supply Current	I_{CC}	MAX4028, R_L = ∞			29	40	mA
		MAX4029, R_L = ∞			38	55	
Disable Supply Current		$V_{\overline{DISABLE}}$ = 0V	MAX4028		9	15	mA
			MAX4029		11	20	
Output Clamp Voltage	V_{CLAMP}	Clamp (Note 3)		0.32	0.4	0.48	V
		Key clamp (Note 4)			1.1		
Input Clamping Current	I_{IN}	Input voltage = input clamp + 0.5V			5	18	µA
Clamp Voltage Matching	ΔV_{CLAMP}	Measured at output			10		mV
Clamp Voltage Drift	TC_{VCLAMP}	Measured at output			80		µV/°C
Input Resistance	R_{IN}				7		MΩ
Output Resistance	R_{OUT}				0.7		Ω
Disable Output Resistance	R_{OUT}	$V_{\overline{DISABLE}}$ = 0V			2		kΩ
Power-Supply Rejection Ratio	PSRR	4.5V < V_{CC} < 5.5V (Note 5)		48	58		dB
Voltage Gain	A_{VCL}			1.9	2.0	2.1	V/V
Channel-to-Channel Gain Matching	ΔA_{VCL}				±1	±2	%
Output-Voltage High	V_{OH}			V_{CLAMP} + 2.4			V
Output-Voltage Low	V_{OL}					V_{CLAMP}	V
Output Current	I_{OUT}			30			mA
LOGIC INPUT CHARACTERISTICS ($\overline{DISABLE}$, A/$\overline{B}$, CLAMP/$\overline{KEY}$_)							
Logic-Low Threshold	V_{IL}					0.8	V
Logic-High Threshold	V_{IH}			2.0			V
Logic-Low Input Current	I_{IL}	V_{IL} = 0V			6.6	25	µA
Logic-High Input Current	I_{IH}	V_{IH} = V_{CC}			1.2	25	µA

AC Electrical Characteristics

(V_{CC} = +5V, GND = 0V, R_L = 150Ω to GND, $V_{\overline{DISABLE}}$ = +5V, R_{KEYREF} = 6kΩ, C_{IN} = 0.1µF, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Small-Signal -3dB Bandwidth	BW_{SS}	V_{OUT} = 100mV_{P-P}		210		MHz
Large-Signal -3dB Bandwidth	BW_{LS}	V_{OUT} = 2V_{P-P}		130		MHz
Small-Signal 0.1dB Gain Flatness Bandwidth	$BW_{0.1dBSS}$	V_{OUT} = 100mV_{P-P}		30		MHz
Large-Signal 0.1dB Gain Flatness Bandwidth	$BW_{0.1dBLS}$	V_{OUT} = 2V_{P-P}		30		MHz
Slew Rate	SR	V_{OUT} = 2V_{P-P}		300		V/µs
Settling Time to 0.1%	t_S	V_{OUT} = 2V step		20		ns
Power-Supply Rejection Ratio	PSRR	f = 100kHz		55		dB
Output Impedance	Z_O	f = 100kHz		0.7		Ω
Differential Gain Error	DG	5-step modulated staircase		0.2		%
Differential Phase Error	DP	5-step modulated staircase		0.4		degrees
Group Delay	D/dT	f = 3.58MHz or 4.43MHz		1.0		ns
Peak Signal to RMS Noise	SNR	100kHz to 30MHz		70		dB
Channel-to-Channel Crosstalk	X_{TALK}	f = 100kHz		73		dB
A/B Crosstalk	X_{TALKAB}	f = 100kHz		91		dB
Off-Isolation	A_{ISO}	$V_{OUT\_}$ = 2V_{P-P}, f = 100kHz		108		dB
Droop	D_R	Guaranteed by input clamp current			2	%
SWITCHING CHARACTERISTICS						
Channel Switching Time	t_{SW}			20		ns
Enable Time	t_{ON}			0.1		µs
Disable Time	t_{OFF}			0.1		µs
Switching Transient				±10		mV_{P-P}

Note 2: All devices are 100% production tested at T_A = +25°C. Specifications over temperature are guaranteed by design.
Note 3: The clamp voltage at the input is V_{CLAMP} (measured at the output) divided by gain + V_{BE}.
Note 4: The key-clamp voltage is above the sync-tip clamp voltage by approximately 0.7V, and is adjusted by varying R_{KEYREF}.
Note 5: Measured at f = 100Hz at thermal equilibrium.

Typical Operating Characteristics

(V_{CC} = +5V, GND = 0V, $V_{\overline{DISABLE}}$ = +5V, R_L = 150Ω to GND, C_{IN} = 0.1µF, R_{KEYREF} = 6.04kΩ ±1%, T_A = +25°C, unless otherwise noted.)

SMALL-SIGNAL BANDWIDTH vs. FREQUENCY



SMALL-SIGNAL GAIN FLATNESS vs. FREQUENCY



LARGE-SIGNAL BANDWIDTH vs. FREQUENCY



LARGE-SIGNAL GAIN FLATNESS vs. FREQUENCY



DIFFERENTIAL GAIN AND PHASE



POWER-SUPPLY REJECTION RATIO vs. FREQUENCY



OFF-ISOLATION vs. FREQUENCY



ALL-HOSTILE CROSSTALK (CHANNEL TO CHANNEL) vs. FREQUENCY



ALL-HOSTILE CROSSTALK (A TO B ON ANY CHANNEL) vs. FREQUENCY



Typical Operating Characteristics (continued)

(V_{CC} = +5V, GND = 0V, $V_{\overline{DISABLE}}$ = +5V, R_L = 150Ω to GND, C_{IN} = 0.1µF, R_{KEYREF} = 6.04kΩ ±1%, T_A = +25°C, unless otherwise noted.)

OUTPUT IMPEDANCE vs. FREQUENCY



INPUT-VOLTAGE NOISE DENSITY vs. FREQUENCY



LARGE-SIGNAL TRANSIENT RESPONSE



SMALL-SIGNAL TRANSIENT RESPONSE



CHANNEL-SWITCHING TRANSIENT



CHANNEL-SWITCHING TIME (CHA = 1.5VDC, CHB = 1VDC)



ENABLE RESPONSE TIME (V_{OUT} = 0.5V)



SMALL-SIGNAL BANDWIDTH vs. FREQUENCY



OPTIMAL ISOLATION RESISTANCE vs. CAPACITIVE LOAD



Typical Operating Characteristics (continued)

(V_{CC} = +5V, GND = 0V, $V_{\overline{DISABLE}}$ = +5V, R_L = 150Ω to GND, C_{IN} = 0.1µF, R_{KEYREF} = 6.04kΩ ±1%, T_A = +25°C, unless otherwise noted.)

CLAMP VOLTAGE vs. TEMPERATURE



KEY-CLAMP REFERENCE VOLTAGE vs. R_{KEYREF}



Pin Description

PIN		NAME	FUNCTION
MAX4028	MAX4029		
—	1	IN4A	Amplifier Input 4A
1	2	IN3A	Amplifier Input 3A
2	3	IN2A	Amplifier Input 2A
3	4	IN1A	Amplifier Input 1A
4	5	A/B	Channel-Select Input. Drive A/$\overline{B}$ high or leave unconnected to select channel A. Drive A/$\overline{B}$ low to select channel B.
5	6	KEYREF	Key-Clamp Reference Output. Connect an external resistor from KEYREF to GND to generate the key-clamp voltage.
6	7	IN1B	Amplifier Input 1B
7	8	IN2B	Amplifier Input 2B
8	9	IN3B	Amplifier Input 3B
—	10	IN4B	Amplifier Input 4B
—	11	OUT4	Amplifier Output 4
9	12	CLAMP/$\overline{KEY}$_3	Output 3 Clamp or Key-Clamp Input. Drive CLAMP/$\overline{KEY}$_3 high to clamp OUT3. Drive CLAMP/$\overline{KEY}$_3 low to key clamp OUT3.
10	13	GND	Ground
11	14	OUT3	Amplifier Output 3
12	15	CLAMP/$\overline{KEY}$_2	Output 2 Clamp or Key-Clamp Input. Drive CLAMP/$\overline{KEY}$_2 high to clamp OUT2. Drive CLAMP/$\overline{KEY}$_2 low to key clamp OUT2.
13	16	OUT2	Amplifier Output 2
14	17	VCC	Power-Supply Voltage. Bypass VCC to GND with 0.1µF and 0.01µF capacitors as close as possible to the pin.

Pin Description (continued)

PIN		NAME	FUNCTION
MAX4028	MAX4029		
15	18	OUT1	Amplifier Output 1
16	19	$\overline{\text{DISABLE}}$	Disable Input. Pull $\overline{\text{DISABLE}}$ high for normal operation. Drive $\overline{\text{DISABLE}}$ low to disable all outputs.
—	20	CLAMP/$\overline{\text{KEY}}$_4	Output 4 Clamp or Key-Clamp Input. Drive CLAMP/$\overline{\text{KEY}}$_4 high to clamp OUT4. Drive CLAMP/$\overline{\text{KEY}}$_4 low to key clamp OUT4.



Figure 1. MAX4029 Functional Diagram

Detailed Description

The MAX4028/MAX4029 are 5V, triple/quad, 2:1 voltage-feedback multiplexer-amplifiers with input clamps and a fixed gain of +2V/V (6dB). Channel 1 (IN1A and IN1B) inputs are clamped to the video sync tip of the input IN1_ channel, while the remaining inputs can be clamped to either the video sync tip of the respective input channel (IN_A and IN_B) or the video sync of channel 1 (IN1_). The latter is referred to as a key clamp and is pin selectable. Selectable clamp/key-clamp inputs and fixed-gain video output buffers make the MAX4028/MAX4029 ideal for video-source switching applications such as entertainment systems, video projectors, and displays/TVs. Both devices have 20ns channel switching times and low ±10mV$_{P-P}$ switching transients, making them ideal for both high-speed video switching applications such as OSD insertion.

The MAX4028/MAX4029 have a -3dB large-signal (2V$_{P-P}$) bandwidth of 130MHz, a -3dB small-signal bandwidth of 210MHz, and a 300V/µs slew rate. Low differential gain and phase errors of 0.2% and 0.4°, respectively, make these devices ideal for broadcast video applications.

Sync Tip and Key Clamps

The MAX4028/MAX4029 have AC-coupled inputs, with either a sync tip or key clamp to provide bias for the video signal. Channel 1 of the MAX4028/MAX4029 always has a sync tip clamp at the input, while the remaining channels are selectable as either sync tip or key clamps to accommodate the various video waveforms (see the *Clamp/Key-Clamp Settings for Video Formats* section). The value of the sync-tip clamp voltage is set internally for the lowest value, consistent with linear operation, and cannot be adjusted. The key-clamp voltage is adjustable, to compensate for variations in the voltage between component video inputs such as Linear RGB, YPbPr, and Y-C, by varying R_{KEYREF}. The key-clamp voltage can be computed from:

$$V_{Key\text{-}Clamp} = 0.40 + 2000/[(5000 \times R_{KEYREF})/(5000 + R_{KEYREF})]$$

Therefore, a 6kΩ resistor will produce a 1.13V key-clamp voltage as shown in Figure 2. The clamp voltage (V_{CLAMP}) is measured at the output; the voltage at the input is V_{CLAMP} (sync tip or key clamp) divided by the gain (+2V/V) + V_{BE}.

In order for these clamps (sync tip or key) to work properly, the input must be coupled with a 0.1µF capacitor (typ) with low leakage (<1µA to 2µA, max). Without proper coupling, the clamp voltage will change during the horizontal line time causing the "black level" to vary, changing the image brightness from left to right on the display. In addition to the capacitor, a low resistance (≤ 75Ω) is required on the source side to return the capacitor to ground. The clamps used here are active devices with the coupling capacitor serving two functions; first, as a charge reservoir to maintain the clamp voltage, and second, as the compensation capacitor for the clamp itself. If an input is not used, it must be terminated to avoid causing oscillations that could couple with another input.



Figure 2. Key-Clamp Reference Voltage vs. R_{KEYREF}

In general, a sync-tip clamp is used for composite video (Cvbs), gamma-corrected primaries (R'G'B'), and the luma signal (Y) in S-video. A key clamp is preferred for component color difference signals (Pb and Pr), linear primaries (RGB in PCs), and chroma (C) in S-video. The rule is to sync tip clamp a signal if sync is present and key clamp all others. Several examples are given in the *Clamp/Key-Clamp Settings for Video Formats* section.

Clamp/Key-Clamp Settings for Video Formats

Tables 1 and 2 provide the clamp settings on the MAX4028/MAX4029 to interface with various video formats.

Low-Power, High-Impedance Disable Mode

All parts feature a low-power, high-impedance disable mode that is activated by driving the $\overline{DISABLE}$ input low. Placing the amplifier in disable mode reduces the quiescent supply current and places the output impedance at 2kΩ typically. Multiple devices can be paralleled to construct larger switch matrices by connecting the outputs of several devices together and disabling all but one of the paralleled amplifiers' outputs.

Table 1. MAX4028 Clamp Settings for Video Formats

INPUT	FORMAT	CLAMP/KEY
1	Cvbs1	Clamp
2	Cvbs2	Clamp
3	Cvbs3	Clamp

INPUT	FORMAT	CLAMP/KEY
1	G'	Clamp
2	B'	Clamp
3	R'	Clamp

R, G, B have sync on all.

INPUT	FORMAT	CLAMP/KEY
1	Gs	Clamp
2	B	Key
3	R	Key

Gs, B, R have sync only on Green.

INPUT	FORMAT	CLAMP/KEY
1	Y	Clamp
2	C	Key
3	Cvbs	Clamp

INPUT	FORMAT	CLAMP/KEY
1	Y	Clamp
2	Pb	Key
3	Pr	Key

Table 2. MAX4029 Clamp Settings for Video Formats

INPUT	FORMAT	CLAMP/KEY
1	Cvbs1	Clamp
2	Cvbs2	Clamp
3	Cvbs3	Clamp
4	Cvbs4	Clamp

INPUT	FORMAT	CLAMP/KEY
1	Gs	Clamp
2	R	Key
3	B	Key
4	Cvbs	Clamp

Gs, B, R have sync only on Green.

INPUT	FORMAT	CLAMP/KEY
1	H-Sync	Clamp
2	G	Key
3	B	Key
4	R	Key

R, G, B have sync on none.

INPUT	FORMAT	CLAMP/KEY
1	Y	Clamp
2	Pr	Key
3	Pb	Key
4	Cvbs	Clamp

INPUT	FORMAT	CLAMP/KEY
1	Y	Clamp
2	C	Key
3	Cvbs	Clamp
4	Cvbs	Clamp

INPUT	FORMAT	CLAMP/KEY
1	Cvbs	Clamp
2	G’	Clamp
3	B’	Clamp
4	R’	Clamp

R, G, B have sync on all.

The MAX4028/MAX4029 have a fixed gain of +2V/V that is internally set with two 1kΩ thin-film resistors. The impedance of the internal feedback resistors must be taken into account when operating multiple MAX4028/MAX4029s in large multiplexer applications.

Applications Information

Video Line Driver

The MAX4028/MAX4029 are well suited to drive coaxial transmission lines when the cable is terminated at both ends, as shown in Figure 3, where the fixed gain of +2V/V compensates for the loss in the resistors, R_T.

Driving Capacitive Loads

A correctly terminated transmission line is purely resistive and presents no capacitive load to the amplifier. Reactive loads decrease phase margin and may produce excessive ringing and oscillation.

Another concern when driving capacitive loads is the amplifier’s output impedance, which appears inductive at high frequencies. This inductance forms an L-C resonant circuit with the capacitive load, which causes peaking in the frequency response and degrades the amplifier’s phase margin.



Figure 3. Video Line Driver

Although the MAX4028/MAX4029 are optimized for AC performance and are not designed to drive highly capacitive loads, they are capable of driving up to 15pF without oscillations. However, some peaking may occur in the frequency domain (Figure 4). To drive larger capacitive loads or to reduce ringing, add an isolation resistor between the



Figure 4. Small-Signal Gain vs. Frequency with Capacitive Load and No Isolation Resistor



Figure 6. Optimal Isolation Resistance vs. Capacitive Load



Figure 5. Using an Isolation Resistor (RISO) for a High-Capacitive Load

amplifier's output and the load (Figure 5). The value of R_{ISO} depends on the circuit's gain (+2V/V) and the capacitive load (Figure 6). Also note that the isolation resistor forms a divider that decreases the voltage delivered to the load.

Layout and Power-Supply Bypassing

The MAX4028/MAX4029 have high bandwidths and consequently require careful board layout, including the possible use of constant-impedance microstrip or stripline techniques.

To realize the full AC performance of these high-speed amplifiers, pay careful attention to power-supply bypassing and board layout. The PC board should have at least two layers: a signal and power layer on one side, and a large, low-impedance ground plane on the other side. The ground plane should be as free of voids as possible. Whether or not a constant-impedance board is used, it is best to observe the following guidelines when designing the board:

1) Do not use wire-wrapped boards or breadboards.
2) Do not use IC sockets; they increase parasitic capacitance and inductance.
3) Keep signal lines as short and straight as possible. Do not make 90° turns; round all corners.
4) Observe high-frequency bypassing techniques to maintain the amplifier's accuracy and stability.
5) Use surface-mount components. They generally have shorter bodies and lower parasitic reactance, yielding better high-frequency performance than through-hole components.

The bypass capacitors should include a 0.1µF, ceramic surface-mount capacitor between V_{CC} and the ground plane, located as close to the package as possible. Optionally, place a 10µF capacitor at the power supply's point-of-entry to the PCB to ensure the integrity of incoming supplies. The power-supply traces should lead directly from the capacitor to the V_{CC} pin. To minimize parasitic inductance, keep PC traces short and use surface-mount components.

If input termination resistors and output back-termination resistors are used, they should be surface-mount types, and should be placed as close as possible to the IC pins.

Pin Configurations



Chip Information

TRANSISTOR COUNT: 1032
PROCESS: Bipolar

Package Information

For the latest package outline information and land patterns (footprints), go to **www.maximintegrated.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
16 TSSOP	U16+1	21-0066	90-0117
16 Wide SO	W16+3	21-0042	90-0107
20 TSSOP	U20+2	21-0066	90-0116
20 Wide SO	W20+3	21-0042	90-0108

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	3/04	Initial release	—
1	4/15	No /V OPNs; deleted “In Car Navigation/Entertainment” from *Applications* section and automotive reference in *General Description* and *Detailed Description* sections; updated *Package Information* and added *Revision History* table	1, 7, 12, 13

