## Data Sheet

## FEATURES

Digital input stereo, high efficiency Class-D amplifier Operates from a single 4.5 V to 16 V supply
State-of-the-art, proprietary, filterless $\Sigma$ - $\Delta$ modulation
106.5 dB signal-to-noise ratio
$0.004 \%$ total harmonic distortion plus noise (THD + N) at 5 W into $8 \Omega$
$38.5 \mu \mathrm{~V}$ rms A weighted output noise

## Pop/clickless on/off sequence

$2 \times 14.67$ W output at 12 V supply to $4 \Omega$ loads at $<1 \%$ THD + N
$2 \times 14.4$ W output at 16 V supply to $8 \Omega$ loads at $<1 \%$ THD + N
Mono mode for increased maximum output power
$1 \times 49.69 \mathrm{~W}$ output at 16 V supply to $2 \Omega$ loads at $<1 \%$ THD + N
Support for low impedance loads
As low as $3 \Omega / 5 \mu \mathrm{H}$ in stereo mode
As low as $2 \Omega / 5 \mu \mathrm{H}$ in mono mode
High power efficiency
93.8\% efficiency into an $8 \Omega$ load
90.6\% efficiency into a $4 \Omega$ load
12.34 mA quiescent current with single 12 V PV DD supply

Single supply operation with internal LDOs or option to use an external 5 V and 1.8 V supply for lowest power consumption
$I^{2} \mathrm{C}$ control and hardware modes with up to 16 pin-selectable slots/addresses

Supported sample rates from $8 \mathbf{k H z}$ to 192 kHz; 24-bit resolution
Multiple PCM audio serial data formats
TDM slave with support for up to 16 devices on a single bus
$I^{2}$ S or left justified slave
Adjustable full-scale output tailored for many PVDD sources
2- and 3-cell Li-Ion batteries
Digital volume control with selectable smooth ramp
Automatic power-down function
Supply monitoring automatic gain control (AGC) function reduces system brownout
Standalone operational mode without $I^{2} \mathrm{C}$
Temperature sensor with $1^{\circ} \mathrm{C}$ step readout via $I^{2} \mathrm{C}$
Short-circuit, undervoltage, and thermal protection
Thermal early warning
Power-on reset
PV ${ }_{\text {DD }}$ sensing ADC
40-lead, $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ LFCSP with thermal pad

## APPLICATIONS

Mobile computing
All in one computers
Portable electronics
Wireless speakers
Televisions

FUNCTIONAL BLOCK DIAGRAM


## TABLE OF CONTENTS

Features ....................................................................................... 1Applications 1Functional Block Diagram ..... 1
Revision History ..... 2
General Description ..... 3
Specifications ..... 4
Digital Input/Output Specifications ..... 8
Digital Timing Specifications ..... 8
Digital Input Timing Specifications ..... 8
Absolute Maximum Ratings ..... 11
Thermal Resistance ..... 11
ESD Caution ..... 11
Pin Configuration and Function Descriptions ..... 12
Typical Performance Characteristics ..... 14
Theory of Operation ..... 25
Overview ..... 25
Power Supplies ..... 25
Power-Up Sequence ..... 26
Power-Down Operation ..... 26
Clocking ..... 26
Digital Audio Serial Interface ..... 26
Standalone Operation ..... 30
Mono Mode. ..... 31
Analog and Digital Gain ..... 31
Pop and Click Suppression ..... 31
Temperature Sensor ..... 31
Faults and Limiter Status Reporting ..... 32
VBAT (PVDD) Sensing. ..... 32
Limiter and Battery Tracking Threshold Control ..... 32
High Frequency Clipper ..... 35
EMI Noise. ..... 35
Output Modulation Description ..... 35
Bootstrap Capacitors ..... 36
Power Supply Decoupling ..... 36
Output EMI Filtering ..... 36
PCB Placement ..... 36
Layout ..... 37
Register Summary ..... 38
Register Details ..... 39
Typical Application Circuit ..... 57
Outline Dimensions ..... 59
Ordering Guide ..... 59

## GENERAL DESCRIPTION

The SSM3582 is a fully integrated, high efficiency, digital input stereo Class-D audio amplifier. It can operate from a single supply, and requires only a few external components, significantly reducing the circuit bill of materials.
A proprietary, spread spectrum $\Sigma-\Delta$ modulation scheme enables direct connection to the speaker, and ensures state-of-the-art analog performance while lowering radiated emissions compared to other Class-D architectures. An optional ultralow electromagnetic interference (EMI) mode significantly reduces radiated emissions above 100 MHz , enabling longer speaker cable lengths. Audio is transmitted digitally to the amplifier, minimizing the possibility of signal corruption in digital environments. The amplifier provides outstanding analog performance, with an over 106 dB signal-to-noise ratio and a vanishingly low $0.004 \%$ THD +N .
The SSM3582 operates from a single 4.5 V to 16 V supply, and is capable of delivering $2 \times 15 \mathrm{~W} \mathrm{rms}$ continuously into $8 \Omega$ and $4 \Omega$ loads at $<1 \%$ total harmonic distortion (THD). The efficient modulation scheme maintains excellent power efficiency over a wide range of impedances: $93 \%$ into an $8 \Omega$ load and $90 \%$ into a $4 \Omega$ load. Optimization of the output pulse maintains performance at impedances as low as $3 \Omega / 5 \mu \mathrm{H}$, enabling its use with extended bandwidth tweeters.

The pulse code modulation (PCM) audio serial port supports most common protocols, such as $I^{2} S$, left justified, and time division multiplexing (TDM), and can address up to 16 devices on a single interface, for up to 32 audio playback channels.
IC operation is controlled through a dedicated $\mathrm{I}^{2} \mathrm{C}$ interface. The two ADDRx pins ( $2 \times, 5$-level) define up to 16 individual addresses in $\mathrm{I}^{2} \mathrm{C}$ and standalone modes, and automatically set the default TDM slots attribution.

A micropower shutdown mode is triggered by removing the digital audio interface clock, with a typical current of $<1 \mu \mathrm{~A}$. A software power-down mode is also available.
An automatic power-down feature shuts down the amplifier and the digital-to-analog converter (DAC) when no signal is present at the input, minimizing power consumption during digital silence. The device restarts when nonzero data is present at the input. Mute and unmute transitions are pop/click free.

The SSM3582 is specified over the commercial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. The device has built-in thermal shutdown and output short-circuit protection, as well as an early thermal warning with programmable gain limiting to maintain operation.
The SSM3582 is available in a 40-lead, $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ lead frame chip scale package (LFCSP), with a thermal pad to improve heat dissipation.

## SPECIFICATIONS

$\mathrm{PV}_{\mathrm{DD}}=12 \mathrm{~V}, \mathrm{AV}_{\mathrm{DD}}=5 \mathrm{~V}$ (external), $\mathrm{DV}_{\mathrm{DD}}=1.8 \mathrm{~V}$ (external), $\mathrm{R}_{\mathrm{L}}=8 \Omega+33 \mu \mathrm{H}, \mathrm{BCLK}=3.072 \mathrm{MHz}, \mathrm{FSYNC}=48 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. The measurements are taken with a 20 kHz AES17 low-pass filter. The other load impedances used are $4 \Omega+15 \mu \mathrm{H}$ and $3 \Omega+10 \mu \mathrm{H}$. Measurements are taken with a 20 kHz AES17 low-pass filter, unless otherwise noted.
Table 1.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DEVICE CHARACTERISTICS <br> Output Power Per Channel Stereo Mode | Po |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  | $\mathrm{f}=1 \mathrm{kHz}$, both channels driven |  |  |  |  |
|  |  | $\mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{THD}+\mathrm{N}<1 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz} \mathrm{BW}, \mathrm{PV} \mathrm{DD}=16 \mathrm{~V}$ |  | 14.4 |  | W |
|  |  | $\mathrm{RL}=8 \Omega, \mathrm{THD}+\mathrm{N}<1 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz} \mathrm{BW}, \mathrm{PV} \mathrm{DD}=12 \mathrm{~V}$ |  | 8.1 |  | W |
|  |  | $\mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{THD}+\mathrm{N}<1 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz}$ BW, PV $\mathrm{DD}=7 \mathrm{~V}$ |  | 2.76 |  | W |
|  |  | $\mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{THD}+\mathrm{N}<1 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz}$ BW, $\mathrm{PV} \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  | 1.41 |  | W |
|  |  | $\mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{THD}+\mathrm{N}=10 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz} B W, P V_{\text {DD }}=16 \mathrm{~V}$ |  | 18 |  | W |
|  |  | $\mathrm{RL}=8 \Omega, \mathrm{THD}+\mathrm{N}=10 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz} B W, P V_{\text {d }}=12 \mathrm{~V}$ |  | 10 |  | W |
|  |  | $\mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{THD}+\mathrm{N}=10 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz} B W, P V_{D D}=7 \mathrm{~V}$ |  | 3.43 |  | W |
|  |  | $\mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{THD}+\mathrm{N}=10 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz} \mathrm{BW}, \mathrm{PV} \mathrm{DD}=5 \mathrm{~V}$ |  | 1.75 |  | W |
|  |  | $\mathrm{R}_{\mathrm{L}}=4 \Omega, \mathrm{THD}+\mathrm{N}<1 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz} \mathrm{BW}, \mathrm{PV} \mathrm{DD}^{2}=16 \mathrm{~V}$ |  | 25.6 |  | W |
|  |  | $\mathrm{R}_{\mathrm{L}}=4 \Omega, \mathrm{THD}+\mathrm{N}<1 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz} \mathrm{BW}, \mathrm{PV} \mathrm{VDD}=12 \mathrm{~V}$ |  | 14.67 |  | W |
|  |  | $\mathrm{R}_{\mathrm{L}}=4 \Omega, \mathrm{THD}+\mathrm{N}<1 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz}$ BW, PV $\mathrm{DD}=7 \mathrm{~V}$ |  | 5.06 |  | W |
|  |  | $\mathrm{RL}=4 \Omega, \mathrm{THD}+\mathrm{N}<1 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz} \mathrm{BW}, \mathrm{PV}$ DD $=5 \mathrm{~V}$ |  | 2.6 |  | W |
|  |  | $\mathrm{RL}=4 \Omega, \mathrm{THD}+\mathrm{N}=10 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz} \mathrm{BW}, \mathrm{PV}$ DD $=16 \mathrm{~V}$ |  | 31.76 |  | W |
|  |  | $\mathrm{R}_{\mathrm{L}}=4 \Omega, \mathrm{THD}+\mathrm{N}=10 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz} B W, P V_{\text {DD }}=12 \mathrm{~V}$ |  | 18.31 |  | W |
|  |  | $\mathrm{R}_{\mathrm{L}}=4 \Omega, \mathrm{THD}+\mathrm{N}=10 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz} B W, P V_{D D}=7 \mathrm{~V}$ |  | 6.3 |  | W |
|  |  | $\begin{aligned} & \mathrm{R}=4 \Omega, \mathrm{THD}+\mathrm{N}=10 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz} \mathrm{BW}, \mathrm{PV} \mathrm{DD}_{\mathrm{D}}=5 \mathrm{~V} \\ & \mathrm{f}=1 \mathrm{kHz} \end{aligned}$ |  | 3.21 |  | W |
| Mono Mode |  | $\mathrm{R}_{\mathrm{L}}=3 \Omega, \mathrm{THD}+\mathrm{N}<1 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz} \mathrm{BW}, \mathrm{PV} \mathrm{DD}=16 \mathrm{~V}$ |  | 36.11 |  | W |
|  |  | $\mathrm{R}_{L}=3 \Omega, \mathrm{THD}+\mathrm{N}<1 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz} B W, \mathrm{PV} \mathrm{D}^{\prime}=12 \mathrm{~V}$ |  | 20.46 |  | W |
|  |  | $\mathrm{R}_{L}=3 \Omega, \mathrm{THD}+\mathrm{N}<1 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz} \mathrm{BW}, \mathrm{PV}$ DD $=7 \mathrm{~V}$ |  | 7 |  | W |
|  |  | $\mathrm{R}_{\mathrm{L}}=3 \Omega, \mathrm{THD}+\mathrm{N}<1 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz} \mathrm{BW}, \mathrm{PV}$ DD $=5 \mathrm{~V}$ |  | 3.58 |  | W |
|  |  | $\mathrm{R}_{\mathrm{L}}=3 \Omega, \mathrm{THD}+\mathrm{N}=10 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz} \mathrm{BW}, \mathrm{PV}$ DD $=16 \mathrm{~V}$ |  | 44.96 |  | W |
|  |  | $\mathrm{R}_{\mathrm{L}}=3 \Omega, \mathrm{THD}+\mathrm{N}=10 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz} \mathrm{BW}, \mathrm{PV}$ DD $=12 \mathrm{~V}$ |  | 25.49 |  | W |
|  |  | $\mathrm{RL}=3 \Omega, \mathrm{THD}+\mathrm{N}=10 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz} B W, P V_{\text {d }}=7 \mathrm{~V}$ |  | 8.7 |  | W |
|  |  | $\mathrm{R}_{\mathrm{L}}=3 \Omega, \mathrm{THD}+\mathrm{N}=10 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz} \mathrm{BW}, \mathrm{PV} \mathrm{DD}=5 \mathrm{~V}$ |  | 4.43 |  | W |
|  |  | $\mathrm{R}_{\mathrm{L}}=2 \Omega, \mathrm{THD}+\mathrm{N}<1 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz} B W, P V_{D D}=16 \mathrm{~V}$ |  | 49.69 |  | W |
|  |  | $\mathrm{R}_{\mathrm{L}}=2 \Omega, \mathrm{THD}+\mathrm{N}<1 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz} B W, \mathrm{PV}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 28.55 |  | W |
|  |  | $\mathrm{R}_{\mathrm{L}}=2 \Omega, \mathrm{THD}+\mathrm{N}<1 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz} \mathrm{BW}, \mathrm{PV} \mathrm{DD}=7 \mathrm{~V}$ |  | 9.85 |  | W |
|  |  | $\mathrm{R}_{L}=2 \Omega, \mathrm{THD}+\mathrm{N}<1 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz} \mathrm{BW}, \mathrm{PV} \mathrm{DD}^{2}=5 \mathrm{~V}$ |  | 5 |  | W |
|  |  | $\mathrm{RL}_{\mathrm{L}}=2 \Omega, \mathrm{THD}+\mathrm{N}=10 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz} \mathrm{BW}, \mathrm{PV}$ DD $=16 \mathrm{~V}$ |  | 62.4 |  | W |
|  |  | $\mathrm{R}_{\mathrm{L}}=2 \Omega, \mathrm{THD}+\mathrm{N}=10 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz} B W, P V_{\text {d }}=12 \mathrm{~V}$ |  | 35.5 |  | W |
|  |  | $\mathrm{R}_{\mathrm{L}}=2 \Omega, \mathrm{THD}+\mathrm{N}=10 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz} B W, P V_{\text {D }}=7 \mathrm{~V}$ |  | 12.22 |  | W |
|  |  | $\mathrm{R}_{\mathrm{L}}=2 \Omega, \mathrm{THD}+\mathrm{N}=10 \%, \mathrm{f}=1 \mathrm{kHz}, 20 \mathrm{kHz} \mathrm{BW}, \mathrm{PV} \mathrm{DD}=5 \mathrm{~V}$ |  | 6.22 |  | W |
| Minimal Load Inductance |  | Speaker inductance | 5 |  |  | $\mu \mathrm{H}$ |
| Efficiency | $\eta$ |  |  |  |  |  |
| Stereo Mode |  | Both channels driven |  |  |  |  |
|  |  | $\mathrm{P}_{\mathrm{O}}=10 \mathrm{~W}, \mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{PV} \mathrm{V}_{\text {d }}=12 \mathrm{~V}$ |  | 94 |  | \% |
|  |  | $\mathrm{P}_{\mathrm{O}}=10 \mathrm{~W}, \mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{PV} \mathrm{V}_{\mathrm{D}}=12 \mathrm{~V}$ (low EMI mode) |  | 93.8 |  | \% |
|  |  | $\mathrm{P}_{\mathrm{O}}=18 \mathrm{~W}, \mathrm{R}_{\mathrm{L}}=4 \Omega, \mathrm{PV}_{\text {DD }}=12 \mathrm{~V}$ |  | 90.6 |  | \% |
|  |  | $\mathrm{P}_{\mathrm{O}}=15 \mathrm{~W}, \mathrm{R}_{\mathrm{L}}=4 \Omega, \mathrm{PV} \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ (low EMI mode) |  | 89.5 |  | \% |
| Mono Mode |  | $\mathrm{P}_{\mathrm{O}}=25 \mathrm{~W}, \mathrm{R}_{\mathrm{L}}=3 \Omega, \mathrm{PV} \mathrm{DD}=12 \mathrm{~V}$ |  | 92.3 |  | \% |
|  |  | $\mathrm{P}_{\mathrm{O}}=25 \mathrm{~W}, \mathrm{R}_{\mathrm{L}}=3 \Omega, \mathrm{PV} \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ (low EMI mode) |  | 92.1 |  | \% |
|  |  | $\mathrm{P}_{\mathrm{o}}=35 \mathrm{~W}, \mathrm{R}_{\mathrm{L}}=2 \Omega, \mathrm{PV} \mathrm{V}_{\mathrm{D}}=12 \mathrm{~V}$ |  | 89.9 |  | \% |
|  |  | $\mathrm{P}_{\mathrm{O}}=35 \mathrm{~W}, \mathrm{R}_{\mathrm{L}}=2 \Omega, \mathrm{PV} \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ (low EMI mode) |  | 89.7 |  | \% |



| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOISE PERFORMANCE ${ }^{2}$ Output Voltage Noise <br> Signal-to-Noise Ratio | $\mathrm{e}_{\mathrm{n}}$ SNR | Stereo mode <br> $\mathrm{f}=20 \mathrm{~Hz}$ to 20 kHz , A weighted, $\mathrm{PV} \mathrm{VD}_{\mathrm{D}}=12 \mathrm{~V}, 8 \Omega$ <br> $\mathrm{f}=20 \mathrm{~Hz}$ to 20 kHz , A weighted, $\mathrm{PV} \mathrm{VD}_{\mathrm{D}}=16 \mathrm{~V}, 8 \Omega$ <br> $\mathrm{f}=20 \mathrm{~Hz}$ to 20 kHz , A weighted, PV DD $=12 \mathrm{~V}, 4 \Omega$ <br> $\mathrm{f}=20 \mathrm{~Hz}$ to 20 kHz , A weighted, $\mathrm{PV} \mathrm{VD}_{\mathrm{D}}=16 \mathrm{~V}, 4 \Omega$ <br> $P_{O}=8.1 \mathrm{~W}, R_{L}=8 \Omega, A_{V}=19 \mathrm{~dB}, \mathrm{PV}_{\mathrm{DD}}=12 \mathrm{~V}, \mathrm{~A}$ weighted <br> $P_{o}=14.4 \mathrm{~W}, R_{L}=8 \Omega, A_{V}=21 \mathrm{~dB}, P V_{D D}=16 \mathrm{~V}, A$ weighted <br> $P_{0}=14.67 \mathrm{~W}, R_{L}=4 \Omega, A_{v}=19 \mathrm{~dB}, P V_{D D}=12 \mathrm{~V}, A$ weighted <br> $P_{O}=25.58 \mathrm{~W}, R_{L}=4 \Omega, A_{V}=21 \mathrm{~dB}, P V_{D D}=16 \mathrm{~V}, A$ weighted |  | $\begin{aligned} & 37.8 \\ & 38.5 \\ & 36.8 \\ & 36.3 \\ & 106.5 \\ & 108.9 \\ & 106.3 \\ & 108.9 \end{aligned}$ |  | $\mu \mathrm{V}$ rms <br> $\mu \mathrm{V}$ rms <br> $\mu \mathrm{V}$ rms <br> $\mu \mathrm{V}$ rms <br> dB <br> dB <br> dB <br> dB |
| PV $V_{D D}$ ADC PERFORMANCE <br> PV ${ }_{\text {DD }}$ Sense Full-Scale Range <br> PV ${ }_{\text {DD }}$ Sense Absolute Accuracy <br> Resolution <br> Temperature Sense ADC <br> Temperature Sense Range Temperature Sense Accuracy |  | PV ${ }_{D D}$ with full-scale ADC output $\begin{aligned} & P V_{D D}=15 \mathrm{~V} \\ & P V_{D D}=5 \mathrm{~V} \end{aligned}$ <br> Unsigned 8-bit output with 3.8 V offset | 3.8 <br> -8 <br> -6 <br> $-60$ | 8 <br> $\pm 5$ | $\begin{aligned} & 16.2 \\ & +8 \\ & +6 \\ & +160 \end{aligned}$ | V <br> LSB <br> LSB <br> Bits <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ |
| DIE TEMPERATURE <br> Overtemperature Warning Overtemperature Protection |  |  |  | $\begin{aligned} & 117 \\ & 145 \end{aligned}$ |  | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| ```UNDERVOLTAGE FAULT AV \({ }_{\text {DD }}\) PV \({ }_{D D}\)``` |  |  |  | $\begin{aligned} & 3.6 \\ & 3.6 \end{aligned}$ |  |  |

${ }^{1}$ Guaranteed by design.
${ }^{2}$ Noise performance is based on the bench data for $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
Software master power-down indicates that the clocks are turned off. Automatic power-down indicates that there is no dither or zero input signal with clocks on; the device enters soft power-down after 2048 cycles of zero input values. Quiescent indicates triangular dither with zero input signal. All specifications are typical, with a 48 kHz sample rate, in stereo mode, unless otherwise noted.

Table 2. Power Supply Current Consumption, No Load ${ }^{1}$

| Edge Rate Control Mode | Internal Regulator | Test Conditions | IPvDD |  |  | Iovod$P V_{D D}=1.8 \mathrm{~V}$ | $\begin{aligned} & \hline \mathrm{I}_{\mathrm{AVDD}} \\ & \mathrm{PV} \mathrm{VDD}^{2} \mathrm{~V} \end{aligned}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathbf{P V} \mathrm{D}_{\text {D }}=5 \mathrm{~V}$ | PV ${ }_{\text {DD }}=12 \mathrm{~V}$ | $\mathrm{PV} \mathrm{VD}^{\text {d }}=16 \mathrm{~V}$ |  |  |  |
| Normal | Disabled | Software master power-down | 0.065 | 0.065 | 0.065 | 2.68 | 7.542 | $\mu \mathrm{A}$ |
|  |  | Automatic power-down | 0.065 | 0.065 | 0.065 | 43.72 | 7.542 | $\mu \mathrm{A}$ |
|  |  | Quiescent | 2.54 | 4.94 | 6.25 | 0.945 | 6.335 | mA |
|  | Enabled | Software master power-down | 0.065 | 0.065 | 0.065 | N/A | N/A | $\mu \mathrm{A}$ |
|  |  | Automatic power-down | 209 | 286 | 329 | N/A | N/A | $\mu \mathrm{A}$ |
|  |  | Quiescent | 9.78 | 12.38 | 14.05 | N/A | N/A | mA |
| Low EMI | Disabled | Software master power-down | 0.065 | 0.065 | 0.065 | 2.68 | 7.542 | $\mu \mathrm{A}$ |
|  |  | Automatic power-down | 0.065 | 0.065 | 0.065 | 43.72 | 7.542 | $\mu \mathrm{A}$ |
|  |  | Quiescent | 2.56 | 5.01 | 6.31 | 0.945 | 6.171 | mA |
|  | Enabled | Software master power-down | 0.065 | 0.065 | 0.065 | N/A | N/A | $\mu \mathrm{A}$ |
|  |  | Automatic power-down | 209 | 286 | 329 | N/A | N/A | $\mu \mathrm{A}$ |
|  |  | Quiescent | 9.69 | 12.09 | 13.74 | N/A | N/A | mA |

[^0]Table 3. Power Supply Current Consumption, $\mathbf{4} \Omega+15 \mu \mathrm{H}^{1}$

| Edge Rate Control Mode | Internal Regulator | Test Conditions | IPvDD |  |  | IDvDD$P V_{D D}=1.8 \mathrm{~V}$ | IAvDD$P V_{D D}=5 \mathrm{~V}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | PV $\mathrm{DDD}=5 \mathrm{~V}$ | $P \mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V}$ | $P V_{\text {DD }}=16 \mathrm{~V}$ |  |  |  |
| Normal | Disabled | Software master power-down | 0.065 | 0.065 | 0.065 | 2.68 | 7.542 | $\mu \mathrm{A}$ |
|  |  | Automatic power-down | 0.065 | 0.065 | 0.065 | 43.72 | 7.542 | $\mu \mathrm{A}$ |
|  |  | Quiescent | 2.6 | 4.93 | 6.25 | 0.945 | 6.477 | mA |
|  | Enabled | Software master power-down | 0.065 | 0.065 | 0.065 | N/A | N/A | $\mu \mathrm{A}$ |
|  |  | Automatic power-down | 209 | 286 | 329 | N/A | N/A | $\mu \mathrm{A}$ |
|  |  | Quiescent | 9.83 | 12.34 | 13.58 | N/A | N/A | mA |
| Low EMI | Disabled | Software master power-down | 0.065 | 0.065 | 0.065 | 2.68 | 7.542 | $\mu \mathrm{A}$ |
|  |  | Automatic power-down | 0.065 | 0.065 | 0.065 | 43.72 | 7.542 | $\mu \mathrm{A}$ |
|  |  | Quiescent | 2.51 | 4.62 | 5.6 | 0.945 | 6.182 | mA |
|  | Enabled | Software master power-down | 0.065 | 0.065 | 0.065 | N/A | N/A | $\mu \mathrm{A}$ |
|  |  | Automatic power-down | 209 | 286 | 329 | N/A | N/A | $\mu \mathrm{A}$ |
|  |  | Quiescent | 9.64 | 11.86 | 12.87 | N/A | N/A | mA |

${ }^{1}$ N/A means not applicable.
Table 4. Power Supply Current Consumption, $8 \Omega+33 \mu \mathrm{H}^{1}$

| Edge Rate Control Mode | Internal Regulator | Test Conditions | IPvDD |  |  | $\begin{aligned} & \hline I_{\text {DVDD }} \\ & \hline P V_{D D}=1.8 \mathrm{~V} \end{aligned}$ | $I_{\text {AvDD }}$$P V_{D D}=5 \mathrm{~V}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathbf{P V} \mathrm{V}_{\text {D }}=5 \mathrm{~V}$ | PV ${ }_{\text {DD }}=12 \mathrm{~V}$ | $P V_{\text {DD }}=16 \mathrm{~V}$ |  |  |  |
| Normal | Disabled | Software master power-down | 0.065 | 0.065 | 0.065 | 2.68 | 7.542 | $\mu \mathrm{A}$ |
|  |  | Automatic power-down | 0.065 | 0.065 | 0.065 | 43.72 | 7.542 | $\mu \mathrm{A}$ |
|  |  | Quiescent | 2.59 | 5.02 | 6.31 | 0.942 | 6.432 | mA |
|  | Enabled | Software master power-down | 0.065 | 0.065 | 0.065 | N/A | N/A | $\mu \mathrm{A}$ |
|  |  | Automatic power-down | 209 | 286 | 329 | N/A | $\mathrm{N} / \mathrm{A}$ | $\mu \mathrm{A}$ |
|  |  | Quiescent | 9.82 | 12.39 | 13.73 | N/A | N/A | mA |
| Low EMI | Disabled | Software master power-down | 0.065 | 0.065 | 0.065 | 2.68 | 7.542 | $\mu \mathrm{A}$ |
|  |  | Automatic power-down | 0.065 | 0.065 | 0.065 | 43.72 | 7.542 | $\mu \mathrm{A}$ |
|  |  | Quiescent | 2.57 | 4.86 | 6.02 | 0.942 | 6.232 | mA |
|  | Enabled | Software master power-down | 0.065 | 0.065 | 0.065 | N/A | N/A | $\mu \mathrm{A}$ |
|  |  | Automatic power-down | 209 | 286 | 329 | N/A | N/A | $\mu \mathrm{A}$ |
|  |  | Quiescent | 9.65 | 12.02 | 13.18 | N/A | N/A | mA |

${ }^{1} \mathrm{~N} / \mathrm{A}$ means not applicable.
Table 5. Power-Down Current

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER-DOWN CURRENT | IPvod | External AVDD $=5 \mathrm{~V}$ and DVDD $=1.8 \mathrm{~V}$, software master power-down, no BCLK/FSYNC |  |  |  |  |
|  |  | $\mathrm{PV} \mathrm{VDD}=5 \mathrm{~V}$ |  | 65 |  | nA |
|  |  | $P V_{\text {DD }}=12 \mathrm{~V}$ |  | 65 |  | nA |
|  |  | $P V_{D D}=16 \mathrm{~V}$ |  | 65 |  | nA |
|  | IAvdd | AVDD $=5 \mathrm{~V}$ external |  | 7.542 |  | $\mu \mathrm{A}$ |
|  | IovdD | DVDD $=1.8 \mathrm{~V}$ external |  | 2.7 |  | $\mu \mathrm{A}$ |

## DIGITAL INPUT/OUTPUT SPECIFICATIONS

Table 6.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT VOLTAGE ${ }^{1}$ |  |  |  |  |  |
| BCLK, FSYNC, SDATA, SCL, and SDA Pins |  |  |  |  |  |
| High ( $\mathrm{V}_{1+}$ ) | $0.7 \times$ DV ${ }_{\text {D }}$ |  | 5.5 | V |  |
| Low ( $\mathrm{V}_{\text {LI }}$ ) | -0.3 |  | $+0.3 \times$ DVD | V |  |
| INPUT LEAKAGE |  |  |  |  |  |
| BCLK, FSYNC, SDATA, ADDRx, SCL, and SDA Pins |  |  |  |  |  |
| High (1н) |  |  | 1 | $\mu \mathrm{A}$ |  |
| Low (lı) |  |  | 1 | $\mu \mathrm{A}$ |  |
| INPUT CAPACITANCE |  |  | 5 | pF |  |
| OUTPUT DRIVE STRENGTH ${ }^{1}$ |  |  |  |  |  |
| SDA | 3 |  | 5 | mA |  |
| SAMPLE RATE (FSYNC FREQUENCY) | 8 |  | 192 | kHz |  |

${ }^{1}$ The pull-up resistor for SCL and SDA must be scaled according to the external pull-up voltage in the system. The typical value for a pull-up resistor for 1.8 V is $2.2 \mathrm{k} \Omega$.

## DIGITAL TIMING SPECIFICATIONS

All timing specifications are given for the default setting ( $\mathrm{I}^{2} \mathrm{~S}$ mode) of the serial input port.
Table 7.

| Parameter | Limit |  | Unit | Description |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max |  |  |
| $1^{2} \mathrm{C}$ PORT |  |  |  |  |
| $\mathrm{f}_{\text {SCL }}$ |  | 400 | kHz | SCL frequency |
| $\mathrm{t}_{\text {sclu }}$ | 0.26 |  | $\mu \mathrm{s}$ | SCL high |
| $\mathrm{t}_{\text {ccul }}$ | 0.5 |  | $\mu \mathrm{s}$ | SCL low |
| tscs | 0.26 |  | $\mu \mathrm{s}$ | Setup time; relevant for repeated start condition |
| $\mathrm{t}_{\text {SCH }}$ | 0.26 |  | $\mu \mathrm{s}$ | Hold time; after this period, the first clock is generated |
| tos | 50 |  | ns | Data setup time |
| $t_{\text {dH }}$ | 0.14 |  | $\mu \mathrm{s}$ | Data hold time |
| tscr |  | 120 | ns | SCL rise time |
| $\mathrm{t}_{\text {ScF }}$ |  | 120 | ns | SCL fall time |
| tsor |  | 120 | ns | SDA rise time |
| tsbF |  | 120 | ns | SDA fall time |
| $\mathrm{t}_{\text {bFT }}$ | 0.5 |  | $\mu \mathrm{s}$ | Bus free time (time between stop and start) |

## DIGITAL INPUT TIMING SPECIFICATIONS

Table 8.

| Parameter | Limit |  | Unit | Description |
| :---: | :---: | :---: | :---: | :---: |
|  | Tmin | $\mathrm{T}_{\text {max }}$ |  |  |
| SERIAL PORT |  |  |  |  |
| till $^{\text {l }}$ | 10 |  | ns | BCLK low pulse width |
| $\mathrm{t}_{\text {BIH }}$ | 10 |  | ns | BCLK high pulse width |
| $\mathrm{t}_{\text {SIS }}$ | 4 |  | ns | SDATA setup; time to BCLK rising |
| tsit | 4 |  | ns | SDATA hold; time from BCLK rising |
| $\mathrm{t}_{\text {LIS }}$ | 5 |  | ns | FSYNC setup time to BCLK rising |
| tLIH | 5 |  | ns | FSYNC hold time to BCLK rising |
| $t_{\text {BP }}$ | 20 |  | ns | Minimum BCLK period |

## Digital Timing Diagrams



Figure 2. $1^{2} \mathrm{C}$ Port Timing


Figure 3. Serial Input Port Timing



Figure 4. Turn On Time, Hard Volume


Figure 5. Turn Off Time, Hard Volume

## ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings apply at $25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 9.

| Parameter | Rating |
| :--- | :--- |
| PVDD Supply Voltage | -0.3 V to +17 V |
| DVDD Supply Voltage | -0.3 V to +1.98 V |
| AVDD Supply Voltage | -0.3 V to +5.5 V |
| PGND and AGND Differential | $\pm 0.3 \mathrm{~V}$ |
| Digital Input Pins | -0.3 V to +5.5 V |
| FSYNC, BCLK, SDATA, SCL, SDA |  |
| Analog Input Pins | -0.3 V to +1.98 V |
| ADDRx | -0.3 V to +17 V |
| AVDD_EN | -0.3 V to +5.5 V |
| DVDD_EN | 2 kV |
| ESD Susceptibility | 1 kV |
| Human Body Model | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Charged Device Model | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $300^{\circ} \mathrm{C}$ |
| Junction Temperature Range |  |
| Lead Temperature (Soldering, 60 sec) |  |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ (junction to air) is specified for the worst case conditions, that is, a device soldered in a circuit board for surface-mount packages. $\theta_{\mathrm{JA}}$ and $\theta_{\mathrm{JB}}$ are determined according to JESD51-9 on a 4-layer ( 2 s 2 p ) printed circuit board ( PCB ) with natural convection cooling.

Table 10. Thermal Resistance

| Package Type | $\theta_{\mathrm{JA}}$ | $\theta_{\mathrm{sc}}$ | Unit |
| :--- | :--- | :--- | :--- |
| 40 -Lead, $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ LFCSP | 27 | 1.1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES

1. UES MULTIPLE VIAS TO CONNECT THE EXPOSED PAD
TO THE GROUND PLANE ON THE PCB.
Figure 6. Pin Configuration
Table 11. Pin Function Descriptions

| Pin No. | Mnemonic | Type ${ }^{1}$ | Description |
| :---: | :---: | :---: | :---: |
| 1 | PGND | PWR | Left Channel Power Stage Ground. |
| 2 | PGND | PWR | Left Channel Power Stage Ground. |
| 3 | AVDD_EN | AIN | 5 V AVDD Regulator Enable. Connect this pin to PVDD to enable the AVDD regulator or connect to AGND to disable the regulator. When this pin is connected to PVDD, the regulator is enabled. When this pin is connected to AGND, the regulator is disabled. |
| 4 | SCL | DIN | $1^{2} \mathrm{C}$ Clock Input. |
| 5 | SDA | DIO | $1^{12} \mathrm{C}$ Data. |
| 6 | FSYNC | DIN | I2S/TDM Frame Sync (FSYNC) Input. |
| 7 | SDATA | DIN | $1^{2} \mathrm{~S} /$ /TDM Serial Data (SDATA) Input. |
| 8 | BCLK | DIN | I2S/TDM Bit Clock (BCLK) Input. |
| 9 | PGND | PWR | Right Channel Power Stage Ground. |
| 10 | PGND | PWR | Right Channel Power Stage Ground. |
| 11 | BSTR+ | AIN | Bootstrap Input, Right Channel Noninverting. |
| 12 | OUTR+ | AOUT | Right Channel Noninverting Output. |
| 13 | OUTR+ | AOUT | Right Channel Noninverting Output. |
| 14 | PVDD | PWR | Right Channel Power Stage Supply. |
| 15 | PVDD | PWR | Right Channel Power Stage Supply. |
| 16 | PVDD | PWR | Right Channel Power Stage Supply. |
| 17 | PVDD | PWR | Right Channel Power Stage Supply. |
| 18 | OUTR- | AOUT | Right Channel Inverting Output. |
| 19 | OUTR- | AOUT | Right Channel Inverting Output. |
| 20 | BSTR- | AIN | Bootstrap Input, Right Channel Inverting. |
| 21 | PGND | PWR | Right Channel Power Stage Ground. |
| 22 | PGND | PWR | Right Channel Power Stage Ground. |
| 23 | DVDD_EN | AIN | 1.8 V DVDD Regulator Enable. Connect this pin to AVDD to enable the DVDD regulator or connect to AGND to disable the regulator. When this pin is connected to AVDD, the regulator is enabled. When this pin is connected to AGND, the regulator is disabled. |
| 24 | AVDD | PWR | Analog Supply 5 V Regulator Output/External 5 V Input. |
| 25 | AGND | PWR | Analog Ground. |
| 26 | ADDR0 | AIN | Address Select 0 (See Table 14). |
| 27 | ADDR1 | AIN | Address Select 1 (See Table 14). |
| 28 | DVDD | PWR | Digital Supply 1.8V Regulator Output/External 1.8 V Input. |
| 29 | PGND | PWR | Left Channel Power Stage Ground. |
| 30 | PGND | PWR | Left Channel Power Stage Ground. |
| 31 | BSTL- | AIN | Bootstrap Input, Left Channel Inverting. |

SSM3582

| Pin No. | Mnemonic | Type $^{1}$ | Description |
| :--- | :--- | :--- | :--- |
| 32 | OUTL- | AOUT | Left Channel Inverting Output. |
| 33 | OUTL- | AOUT | Left Channel Inverting Output. |
| 34 | PVDD | PWR | Left Channel Power Stage Supply. |
| 35 | PVDD | PWR | Left Channel Power Stage Supply. |
| 36 | PVDD | PWR | Left Channel Power Stage Supply. |
| 37 | PVDD | PWR | Left Channel Power Stage Supply. |
| 38 | OUTL+ | AOUT | Left Channel Noninverting Output. |
| 39 | OUTL+ | AOUT | Left Channel Noninverting Output. |
| 40 | BSTL+ | AIN | Bootstrap Input, Left Channel Noninverting. |
|  | EPAD |  | Exposed Pad. Use multiple vias to connect the exposed pad to the ground plane on the PCB. |

[^1]
## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 7. Amplitude vs. Frequency, 60 dBFS Input, Analog Gain $=6.3 \mathrm{~V}$ peak


Figure 8. Amplitude vs. Frequency, 60 dBFS Input, Analog Gain = 8.9 V peak


Figure 9. Amplitude vs. Frequency, 60 dBFS Input, Analog Gain $=12.6 \mathrm{~V}$ peak


Figure 10. Amplitude vs. Frequency, 60 dBFS Input, Analog Gain $=16$ V peak


Figure 11. Amplitude vs. Frequency, No Signal, Analog Gain = 6.3 V peak


Figure 12. Amplitude vs. Frequency, No Signal, Analog Gain $=8.9 \mathrm{~V}$ peak


Figure 13. Amplitude vs. Frequency, No Signal, Analog Gain = 12.6 V peak


Figure 14. Amplitude vs. Frequency, No Signal, Analog Gain = 16 V peak


Figure 15. $T H D+N$ vs. Frequency, $R_{L}=4 \Omega, P V_{D D}=4.5$ Vpeak


Figure 16. $T H D+N$ vs. Frequency, $R_{L}=4 \Omega, P V_{D D}=12 \mathrm{~V}$


Figure 17. $T H D+N$ vs. Frequency, $R L=4 \Omega, P V D D=16 \mathrm{~V}$


Figure 18. $T H D+N$ vs. Frequency, $R_{L}=8 \Omega, P V_{D D}=4.5 \mathrm{~V}$


Figure 19. $T H D+N$ vs. Frequency, $R_{L}=8 \Omega, P V_{D D}=12 \mathrm{~V}$


Figure 20. $T H D+N$ vs. Frequency, $R_{L}=8 \Omega, P V_{D D}=16 \mathrm{~V}$


Figure 21. $T H D+N$ vs. Power, $R_{L}=4 \Omega$, Analog Gain $=6.3$ Vpeak


Figure 22. $T H D+N$ vs. Power, $R_{L}=4 \Omega$, Analog Gain $=8.9 \mathrm{~V}$ peak


POWER (W)
Figure 23. $T H D+N$ vs. Power, $R_{L}=4 \Omega$, Analog Gain $=12.6 \mathrm{~V}$ peak


Figure 24. $T H D+N$ vs. Power, $R_{L}=4 \Omega$, Analog Gain $=16 \mathrm{~V}$ peak


Figure 25. $T H D+N$ vs. Power, $R_{L}=8 \Omega$, Analog Gain $=6.3$ V peak


Figure 26. $T H D+N$ vs. Power, $R_{L}=8 \Omega$, Analog Gain $=8.9 \mathrm{~V}$ peak


Figure 27. $T H D+N$ vs. Power, $R_{L}=8 \Omega$, Analog Gain $=12.6 \mathrm{~V}$ peak


Figure 28. $T H D+N$ vs. Power, $R_{L}=8 \Omega$, Analog Gain $=16 \mathrm{~V}$ peak


Figure 29. Power vs. $P V_{D D}, R_{L}=4 \Omega$, Analog Gain $=6.3$ V peak


Figure 30. Power vs. $P V_{D D}, R_{L}=4 \Omega$, Analog Gain $=8.9$ V peak


Figure 31. Power vs. $P V_{D D}, R_{L}=4 \Omega$, Analog Gain $=12.6 \mathrm{~V}$ peak


Figure 32. Power vs. $P V_{D D,} R_{L}=4 \Omega$, Analog Gain $=16$ Vpeak


Figure 33. Efficiency vs. Pout, No Ferrite Bead, Analog Gain = 6.3 V peak, $R_{L}=4 \Omega, P V_{D D}=5 \mathrm{~V}$


Figure 34. Efficiency vs. Pout, No Ferrite Bead, Analog Gain = 8.9 V peak, $R_{L}=4 \Omega, P V_{D D}=7 \mathrm{~V}$


Figure 35. Efficiency vs. Pout, No Ferrite Bead, Analog Gain =12.6 V peak, $R_{L}=4 \Omega, P V_{D D}=12 \mathrm{~V}$


Figure 36. Efficiency vs. Pout, No Ferrite Bead, Analog Gain = 16 V peak, $R_{L}=4 \Omega, P V_{D D}=16 \mathrm{~V}$


Figure 37. Efficiency vs. Pout, with Ferrite Bead, Analog Gain $=6.3$ V peak, $R_{L}=4 \Omega, P V_{D D}=5 \mathrm{~V}$


Figure 38. Efficiency vs. Pout, with Ferrite Bead, Analog Gain = 8.9 V peak, $R_{L}=4 \Omega, P V_{D D}=7 \mathrm{~V}$


Figure 39. Efficiency vs. Pout, with Ferrite Bead, Analog Gain = 12 V peak, $R_{L}=4 \Omega, P V_{D D}=12 \mathrm{~V}$


Figure 40. Efficiency vs. Pout, with Ferrite Bead, Analog Gain $=16$ V peak, $R_{L}=4 \Omega, P V_{D D}=16 \mathrm{~V}$


Figure 41. I $I_{P V D D}$ vs. $P V_{D D}$, No Ferrite Bead, Analog Gain $=12.6$ V peak, $R_{L}=4 \Omega$


Figure 42. IPVDD vs. $P V_{D D}$, No Ferrite Bead, Analog Gain $=12.6$ V peak, $R_{L}=4 \Omega$


Figure 43. Power vs. $P V_{D D}$, Analog Gain $=6.3$ Vpeak, $R_{L}=8 \Omega$


Figure 44. Power vs. $P V_{D D}$, Analog Gain $=8.9$ V peak, $R_{L}=8 \Omega$


Figure 45. Power vs. $P V_{D D}$, Analog Gain $=12.6 \mathrm{Vpeak}, R_{L}=8 \Omega$


Figure 46. Power vs. $P V_{D D}$, Analog Gain $=16$ V peak, $R_{L}=8 \Omega$


Figure 47. Efficiency vs. Pout, No Ferrite Bead, Analog Gain = 6.3 V peak, $R_{L}=8 \Omega, P V_{D D}=5 \mathrm{~V}$


Figure 48. Efficiency vs. Pout, No Ferrite Bead, Analog Gain $=8.9$ V peak, $R_{L}=8 \Omega, P V_{D D}=7 \mathrm{~V}$


Figure 49. Efficiency vs. Pout, No Ferrite Bead, Analog Gain $=12.6$ V peak, $R_{L}=8 \Omega, P V_{D D}=12 \mathrm{~V}$


Figure 50. Efficiency vs. Pout, No Ferrite Bead, Analog Gain = 16 V peak, $R_{L}=8 \Omega, P V_{D D}=16 \mathrm{~V}$


Figure 51. Efficiency vs. Pout, with Ferrite Bead, Analog Gain = 6.3 V peak, $R_{L}=8 \Omega, P V_{D D}=5 \mathrm{~V}$


Figure 52. Efficiency vs. Pout, with Ferrite Bead, Analog Gain $=8.9 \mathrm{~V}$ peak, $R_{L}=8 \Omega, P V_{D D}=7 \mathrm{~V}$


Figure 53. Efficiency vs. Pout, with Ferrite Bead, Analog Gain = 12.6 V peak, $R_{L}=8 \Omega, P V_{D D}=12 \mathrm{~V}$


Figure 54. Efficiency vs. Pout, with Ferrite Bead, Analog Gain = 16 V peak,

[^2]

Figure 55. Efficiency vs. Pout, No Ferrite Bead, Analog Gain = 6.3 V peak, $R_{L}=2 \Omega, P V_{D D}=5 \mathrm{~V}$


Figure 56. Efficiency vs. Pout, No Ferrite Bead, Analog Gain $=8.9 \mathrm{~V}$ peak, $R_{L}=2 \Omega, P V_{D D}=7 \mathrm{~V}$


Figure 57. Efficiency vs. Pout, No Ferrite Bead, Analog Gain $=12.6 \mathrm{~V}$ peak, $R_{L}=2 \Omega, P V_{D D}=12.6 \mathrm{~V}$


Figure 58. Efficiency vs. Pout, No Ferrite Bead, Analog Gain = 16 V peak, $R_{L}=2 \Omega, P V_{D D}=16 \mathrm{~V}$


Figure 59. Efficiency vs. Pout, No Ferrite Bead, Analog Gain $=6.3$ V peak, $R_{L}=3 \Omega, P V_{D D}=5 \mathrm{~V}$


Figure 60. Efficiency vs. Pout, No Ferrite Bead, Analog Gain $=8.9$ V peak, $R_{L}=3 \Omega, P V_{D D}=7 \mathrm{~V}$


Figure 61. Efficiency vs. Pout, No Ferrite Bead, Analog Gain = 12.6 V peak, $R_{L}=3 \Omega, P V_{D D}=12 \mathrm{~V}$


Figure 62. Efficiency vs. Pout, No Ferrite Bead, Analog Gain = 16 V peak, $R_{L}=3 \Omega, P V_{D D}=16 \mathrm{~V}$


Figure 63. Power vs. $P V_{D D}$, Analog Gain $=8.9 \mathrm{~V} p-p, R_{L}=4 \Omega$


Figure 64. Power vs. $P V_{D D}$, Analog Gain $=8.9$ V peak, $R_{L}=2 \Omega$


Figure 65. Power vs. $P V_{D D}$, Analog Gain $=12.6$ V peak, $R_{L}=2 \Omega$


Figure 66. Power vs. $P V_{D D}$, Analog Gain $=16 \mathrm{~V}$ peak, $R_{L}=2 \Omega$


Figure 67. Power vs. $P V_{D D}$, Analog Gain $=6.3 \mathrm{~V}$ peak, $R_{L}=4 \Omega$


Figure 68. Power vs. $P V_{D D}$, Analog Gain $=8.9 \mathrm{~V}$ peak $R_{L}=3 \Omega$


Figure 69. Power vs. $P V_{D D}$, Analog Gain $=12.6$ Vpeak, $R_{L}=3 \Omega$


Figure 70. Power vs. $P V_{D D}$, Analog Gain $=16$ V peak, $R_{L}=3 \Omega$

## THEORY OF OPERATION

## OVERVIEW

The SSM3582 is a stereo, Class-D audio amplifier with a filterless modulation scheme that greatly reduces external component count, conserving board space and reducing system cost. The SSM3582 does not require an output filter; it relies on the inherent inductance of the speaker coil and the natural filtering of the speaker and human ear to recover the audio component of the square wave output. Most Class-D amplifiers use some variation of pulsewidth modulation (PWM) to generate the output switching pattern, whereas the SSM3582 uses $\Sigma$ - $\Delta$ modulation, resulting in important benefits. $\Sigma-\Delta$ modulators do not produce a sharp peak with many harmonics in the AM broadcast band, as pulsewidth modulators often do. $\Sigma$ - $\Delta$ modulation reduces the amplitude of spectral components at high frequencies, reducing EMI emission that may otherwise radiate from speakers and long cable traces. Due to the inherent spread spectrum nature of $\Sigma-\Delta$ modulation, the need for oscillator synchronization is eliminated for designs incorporating multiple SSM3582 amplifiers. The SSM3582 uses less power in quiescent conditions, which helps conserve the power drawn from the battery or power supply.
The SSM3582 integrates overcurrent and temperature protection and a thermal warning with optional programmable automatic gain reduction.

## POWER SUPPLIES <br> PVDD

PVDD supplies the output power stages, as well as the low dropout (LDO) regulator for AVDD and DVDD.

## AVDD

AVDD is the analog supply used for the modulator, power stage driver, and other analog blocks.
When the AVDD_EN pin = PVDD, the internal regulator generates 5 V and the AVDD pin is used for decoupling only.

When the AVDD_EN pin = AGND, 5 V must be provided to the AVDD pin from an external system source, minimizing power losses.

## DVDD

DVDD supplies the digital circuitry. The current in this node is very low, below 1 mA .
When the DVDD_EN pin = AVDD, the internal regulator generates 1.8 V and the DVDD pin is used for decoupling only.

When the DVDD_EN pin = AGND, 1.8 V must be provided to the DVDD pin from an external system source, minimizing power losses.
Table 12 summarizes the power dissipation in various supply configurations, operating modes, and load characteristics.

Table 12. Typical Power Supply Current Consumption for $f_{s}=48 \mathbf{k H z}^{1}$

| AVDD EN Pin | Load | Test Conditions | AVDD Pin | $\begin{aligned} & I_{\text {AvDD }} \\ & (\mathrm{mA}) \end{aligned}$ | $\begin{aligned} & \text { IDVDD } \\ & (\mathrm{mA}) \end{aligned}$ | PVDD (V) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | 5 |  | 12 |  | 16 |  |
|  |  |  |  |  |  | $\mathrm{IPVDD}^{\text {(mA) }}$ | Total Power (mW) | IPvDD (mA) | Total Power (mW) | $\mathrm{IPVDD}^{\text {(mA) }}$ | Total Power (mW) |
| Low | No load | SPWDN = 1 | External | 0.007542 | 0.00268 | 0.000065 | 0.042859 | 0.000065 | 0.043314 | 0.000065 | 0.043574 |
|  |  | Automatic power-down | External | 0.007542 | 0.04372 | 0.000065 | 0.116731 | 0.000065 | 0.117186 | 0.000065 | $0.117446$ |
|  |  | Dither input | External | 6.335 | 0.945 | 2.54 | 46.076 | 4.94 | 92.656 | 6.25 | 133.376 |
| PVDD | No load | SPWDN = 1 | Internal | N/A | N/A | 0.000065 | 0.000325 | 0.000065 | 0.00078 | 0.000065 | 0.00104 |
|  |  | Automatic power-down | Internal | N/A | N/A | $0.209$ | $1.045$ | $0.286$ | 3.432 | $0.329$ | 5.264 |
|  |  | Dither input | Internal | N/A | N/A | 9.78 | 48.9 | 12.38 | 148.56 | 14.05 | 224.8 |
| Low | $8 \Omega+33 \mu \mathrm{H}$ | SPWDN = 1 | External | 0.007542 | 0.00268 | 0.000065 | 0.042859 | 0.000065 | 0.043314 | 0.000065 | 0.043574 |
|  |  | Automatic power-down | External | 0.007542 | 0.04372 | 0.000065 | 0.116731 | 0.000065 | 0.117186 | 0.000065 | 0.117446 |
|  |  | Dither input | External | 6.432 | 0.942 | 2.59 | 46.8056 | 5.02 | 94.0956 | 6.31 | 134.8156 |
| PVDD | $8 \Omega+33 \mu \mathrm{H}$ | SPWDN = 1 | Internal | N/A | N/A | 0.000065 | 0.000325 | 0.000065 | 0.00078 | 0.000065 | 0.00104 |
|  |  | Automatic power-down | Internal | N/A | N/A | 0.209 | 1.045 | 0.286 | 3.432 | $0.329$ | $5.264$ |
|  |  | Dither input | Internal | N/A | N/A | 9.82 | 49.1 | 12.39 | 148.68 | 13.73 | 219.68 |

${ }^{1} \mathrm{~N} / \mathrm{A}$ means not applicable.

## POWER-UP SEQUENCE

## Using Only PVDD as a Source

When SSM3582 is used in single-supply mode, all internal rails are generated from PVDD. The internal AVDD ( 5 V ) and DVDD ( 1.8 V ) regulators can be enabled by pulling the AVDD_EN and DVDD_EN pins high. AVDD_EN is pulled to PVDD, and DVDD_EN is pulled to AVDD. The amplifier is operational and responds to $I^{2} \mathrm{C}$ writes 10 ms after applying PVDD $\geq 5 \mathrm{~V}$.

## Using PVDD and External AVDD

Take care when an external 5 V is supplied to AVDD. The internal 5 V LDO must be disabled by pulling the AVDD_EN pin low. In this case, $\mathrm{DVDD}(1.8 \mathrm{~V})$ is generated from PVDD. It is important to maintain PVDD > AVDD to prevent the back powering of PVDD.

## Using PVDD and External AVDD and DVDD

If using an external AVDD and DVDD source, both the AVDD_EN and DVDD_EN pins must be pulled low. It is important to maintain PVDD > AVDD/DVDD to prevent back powering PVDD.
DVDD must be present for the device to respond to $\mathrm{I}^{2} \mathrm{C}$ commands. The device becomes operational $\sim 10 \mathrm{~ms}$ after DVDD is present. PVDD must be at least 5 V for the output stage to turn on, and must be 6 V for optimal performance.

## POWER-DOWN OPERATION

The SSM3582 offers several power-down options via the $I^{2} C$. Register 0x04 provides multiple options for setting the various power-down modes.
When set to 1 , the SPWDN bit fully powers down the device. In this case, only the $\mathrm{I}^{2} \mathrm{C}$ and 1.8 V regulator blocks, if enabled via the DVDD_EN pin, are kept active.
The SSM3582 monitors both the BCLK and FSYNC pins for clock presence. When no BCLK is present, the device automatically powers down all internal circuitry to its lowest power state. When BCLK returns, the device automatically powers up following its usual power sequence. To guarantee click/pop free shutdown, power down the device via the SPDWN control before clock removal.
If enabled, the APWDN_EN bit activates a low power state after 2048 consecutive zero input samples are received. Only the $\mathrm{I}^{2} \mathrm{C}$ and digital audio input blocks are kept active.

Individual channels can be powered down using Bits[3:2] in Register 0x04.
The temperature sense ADC can be powered down using Bit 5 in Register 0x04.

## CLOCKING

A BCLK signal must be provided to the SSM3582 for correct operation. The BCLK signal must have a minimum frequency of 2.048 MHz . The BCLK rate is autodetected, but the sampling frequency must be indicated. The BCLK rates supported at 32 kHz to 48 kHz are $50,64,100,128,192,200,256,384,400$, $512,768,800$, and 1024 times the sample rate.

## DIGITAL AUDIO SERIAL INTERFACE

The SSM3582 includes a standard serial audio interface that is slave only. The interface is capable of receiving $I^{2} S$, left justified, PCM, or TDM formatted data.
The serial interfaces have three main operating modes. The stereo modes, typically $I^{2} S$ or left justified, are used when there is a single chip on the interface bus. TDM mode is more flexible and offers the ability to have multiple chips on the bus.

## Stereo Operating Modes-I²S, Left Justified

Stereo modes use both edges of FSYNC to determine the placement of data. Stereo mode is enabled when SAI_MODE $=0$, and the $I^{2} S$ or left justified format is determined by the SDATA_ FMT register setting.

The $I^{2} S$ or left justified interface formats supports various BCLK/FSYNC ratios (see Table 13). Sample rates from 8 kHz to 192 kHz are accepted.

## TDM Operating Mode

The TDM operating mode allows multiple chips to connect to a single serial interface.
The FSYNC signal operates at the desired sample rate. A rising edge of the FSYNC signal indicates the start of a new frame. For proper operation, this signal must be one BCLK cycle wide, transitioning on a falling BCLK edge. The MSB of data is present on the SDATA signal one BCLK cycle later. The SDATA signal is latched on a rising edge of BCLK.
Each chip on the TDM bus can occupy $16,24,32,48$, or 64 BCLK cycles, set via the TDM_BCLKS control bits. The maximum number of devices connected to a single TDM bus depends on the sample rate and number of bits per channel. The supported combinations of sample rates and bit depths are described in Table 13.

The maximum bit clock frequency is 49.152 MHz . Using the TDM16 format, up to eight devices ( 16 channels) can be connected to a single TDM interface, and can operate at up to a 96k sample rate and at 32 bits per channel. See Table 13 for the supported options at the $48 \mathrm{kHz}, 96 \mathrm{kHz}$, and 192 kHz sample rates. Note that the interface is slave only, with the bit clock, frame sync, and data provided to the device.
ADDRx pin settings dictate the default TDM slots for each device, and can be modified using the TDM_SLOT control register.

Table 13. Supported BCLK Rates in $\mathrm{MHz}^{1}$

| Sample <br> Rate (kHz) | BCLK/FSYNC Ratio |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 50 | 64 | 100 | 128 | 192 | 200 | 256 | 384 | 512 | 768 | 800 | 1024 | 2048 | 4096 |
|  | BCLK (MHz) ${ }^{2}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 8 to 12 | N/A | N/A | N/A | N/A | N/A | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes |
| 16 to 24 | N/A | N/A | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | N/A |
| 32 to 48 | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | N/A | N/A |
| 64 to 96 | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | N/A | N/A | N/A | N/A | N/A |
| 128 to 192 | Yes | Yes | Yes | Yes | Yes | Yes | Yes | N/A | N/A | N/A | N/A | N/A | N/A | N/A |

${ }^{1}$ Yes means that the specified rate is supported and N/A means not applicable.
${ }^{2}$ BCLK $=($ BCLK/FSYNC ratio $) \times$ sample rate.

## $I^{2} C$ Control

The SSM3582 supports an $\mathrm{I}^{2} \mathrm{C}$-compatible, 2-wire serial bus, shared across multiple peripherals. Two signals, serial data (SDA) and serial clock (SCL), carry information between the SSM3582 and the system I ${ }^{2} \mathrm{C}$ master controller. The SSM3582 is always a slave on the bus, and cannot initiate a data transfer. Each slave device is identified by a unique address. The address byte format is shown in Table 14. The address resides in the first seven bits of the $I^{2} \mathrm{C}$ write. The LSB of this byte sets either a read or write operation. Logic Level 1 corresponds to a read operation, and Logic Level 0 corresponds to a write operation. For device address settings, see Table 16.

Table 14. $\mathrm{I}^{2} \mathrm{C}$ Device Address Byte Format

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | Bit 3 | Bit 2 | ADDR0 | ADDR1 | R/ $/ \bar{W}$ |

Both SDA and SCL are open drain, and require pull-up resistors to the input/output voltage. The SSM3582 operates within the $\mathrm{I}^{2} \mathrm{C}$ voltage range of 1.6 V to 3.6 V .

## Addressing

Initially, each device on the $\mathrm{I}^{2} \mathrm{C}$ bus is in an idle state, monitoring the SDA and SCL lines for a start condition and the proper address. The $\mathrm{I}^{2} \mathrm{C}$ master initiates a data transfer by establishing a start condition, defined by a high to low transition on SDA while SCL remains high. This start condition indicates that an address/ data stream follows. All devices on the bus respond to the start condition and shift the next eight bits (the 7-bit address plus the $\mathrm{R} / \overline{\mathrm{W}}$ bit), MSB first. The device that recognizes the transmitted address responds by pulling the data line low during the ninth clock pulse. This ninth bit is known as an acknowledge bit. All other devices withdraw from the bus at this point and return to the idle condition. The device address for the SSM3582 is determined by the state of the ADDRx pins. See the Device Address Setting section for more details.
The $\mathrm{R} / \overline{\mathrm{W}}$ bit determines the direction of the data. A Logic 0 on the LSB of the first byte means the master writes information to the peripheral, whereas a Logic 1 means the master reads information from the peripheral after writing the subaddress and repeating the start address. A data transfer takes place until a stop condition
is encountered. A stop condition occurs when SDA transitions from low to high while SCL is held high. The timing for the $\mathrm{I}^{2} \mathrm{C}$ port is shown in Figure 71.

Stop and start conditions can be detected at any stage during the data transfer. If these conditions are asserted out of sequence with normal read and write operations, the SSM3582 immediately jumps to the idle condition. During a given SCL high period, issue only one start condition, one stop condition, or a single stop condition followed by a single start condition. If an invalid subaddress is issued, the SSM3582 does not issue an acknowledge and returns to the idle condition. If the user exceeds the highest subaddress while in automatic-increment mode, one of two actions is taken.

In read mode, the SSM3582 outputs the highest subaddress register contents until the master device issues a no acknowledge, indicating the end of a read. A no acknowledge condition is a condition in which the SDA line is not pulled low on the ninth clock pulse on SCL. If the highest subaddress location is reached while in write mode, the data for the invalid byte is not loaded into any subaddress register, a no acknowledge is issued by the SSM3582, and the device returns to the idle condition.

## Device Address Setting

The device can be set at 16 different $\mathrm{I}^{2} \mathrm{C}$ addresses using the ADDR1 and ADDR0 pins, as well as 16 hardware modes.
ADDR1 and ADDR0 are sampled during the start-up procedure. These pins set the appropriate operating mode, the $\mathrm{I}^{2} \mathrm{C}$ address, and the default TDM slots. The ADDRx pins can be set to five different voltage levels, as defined in Table 15. The ADDRx pins are referenced to the DVDD rail of the device; connect pull-up resistors to the internally generated DVDD rail if the regulator is used.

Table 15. ADDRx Pin Input Level Mapping

| ADDRx State | Level (V) |
| :--- | :--- |
| Connected to Ground | 0 |
| Connected to Ground Using a $47 \mathrm{k} \Omega$ Resistor | 0.45 |
| Left Floating | 0.9 |
| Connected to DVDD Using a $47 \mathrm{k} \Omega$ Resistor | 1.35 |
| Connected to DVDD | 1.8 |

Table 16. ADDRx Pins to $I^{2} \mathrm{C}$ Device Address and TDM Slot Mapping

| ADDRx Pin State ${ }^{1}$ |  | Device Address | Default TDM Slot |  |
| :---: | :---: | :---: | :---: | :---: |
| ADDR0 | ADDR1 |  | MONO = 0 | MONO = 1 |
| 0 | 0 | 0x10 | 1,2 | 1 |
| 0 | 1 | $0 \times 11$ | 3,4 | 2 |
| 1 | 0 | 0x12 | 5,6 | 3 |
| 1 | 1 | $0 \times 13$ | 7,8 | 4 |
| 0 | Pull-down | $0 \times 14$ | 9, 10 | 5 |
| 0 | Pull-up | $0 \times 15$ | 11, 12 | 6 |
| 1 | Pull-down | $0 \times 16$ | 13, 15 | 7 |
| 1 | Pull-up | $0 \times 17$ | 15,16 | 8 |
| Pull-down | 0 | $0 \times 18$ | 17, 18 | 9 |
| Pull-down | 1 | $0 \times 19$ | 19, 20 | 10 |
| Pull-up | 0 | $0 \times 1 \mathrm{~A}$ | 21, 22 | 11 |
| Pull-up | 1 | $0 \times 1 \mathrm{~B}$ | 23, 24 | 12 |
| Pull-down | Pull-down | $0 \times 1 \mathrm{C}$ | 25, 26 | 13 |
| Pull-down | Pull-up | 0x1D | 27, 28 | 14 |
| Pull-up | Pull-down | 0x1E | 29,30 | 15 |
| Pull-up | Pull-up | 0x1F | 31,32 | 16 |

${ }^{1} 0=$ connect to ground, $1=$ connect to DVDD. In the case of a pull-down state, connect to ground via a $47 \mathrm{k} \Omega$ resistor. In the case of a pull-up state, connect to DVDD via a $47 \mathrm{k} \Omega$ resistor.

## I ${ }^{2}$ C Read and Write Operations

Figure 72 shows the timing of a single-word write operation. Every ninth clock, the SSM3582 issues an acknowledge by pulling SDA low.

Figure 73 shows the timing of a burst mode write sequence. This figure shows an example where the target destination registers are two bytes. The SSM3582 knows to increment its subaddress register every byte because the requested subaddress corresponds to a register or memory area with a byte word length.
The timing of a single-word read operation is shown in Figure 74. Note that the first $\mathrm{R} / \overline{\mathrm{W}}$ bit is 0 , indicating a write operation, because the subaddress must still be written to set up the internal address. After the SSM3582 acknowledges the receipt of the subaddress, the master must issue a repeated start
command, followed by the chip address byte with the R/W set to 1 (read). This repeated command causes the SSM3582 SDA to reverse and to begin driving data back to the master. The master then responds every ninth pulse with an acknowledge pulse to the SSM3582. Refer to Table 17 for a list of abbreviations in Figure 72 through Figure 75.

Table 17. Abbreviations for Figure 72 Through Figure 75

| Symbol | Meaning |
| :--- | :--- |
| $S$ | Start bit |
| $P$ | Stop bit |
| $A_{M}$ | Acknowledge (ACK used in Figure 72 through <br> Figure 75) by master <br> Acknowledge (ACK used in Figure 72 through <br> Figure 75) by slave |
| $A_{s}$ |  |



Figure 71. ${ }^{2}$ C Read/Write Timing

| START <br> BIT | IC ADDRESS <br> (7 BITS) | R/ $\bar{W}$ <br> $=0$ | ACK BY <br> SLAVE | SUBADDRESS <br> (8 BITS) | ACK BY <br> SLAVE | DATA BYTE 1 <br> (8 BITS) | STOP <br> BIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Figure 72. Single-Word $1^{2} C$ Write Format


Figure 73. Burst Mode $I^{2} C$ Write Format

| S | $\begin{array}{\|l} \hline \text { CHIP } \\ \text { ADDRESS, } \\ \text { R/W }=0 \end{array}$ | $\mathrm{A}_{\mathbf{S}}$ | SUBADDRESS | $\mathrm{A}_{s}$ | S | CHIP ADDRESS, R/W = 1 | $\mathrm{A}_{s}$ | DATA <br> BYTE 1 | $\mathrm{A}_{\mathrm{M}}$ | DATA BYTE N | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Figure 74. Single-Word $I^{2} C$ Read Format

| S | CHIP <br> ADDRESS, $R / \bar{W}=0$ | $\mathrm{A}_{S}$ | SUBADDRESS | $\mathrm{A}_{5}$ | S | $\begin{array}{\|l\|} \hline \text { CHIP } \\ \text { ADDRESS, } \\ \text { R/ } \bar{W}=1 \end{array}$ | $\mathrm{A}_{S}$ | DATAWORD 1 | $\mathrm{A}_{\mathrm{M}}$ | $\cdots$ | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Figure 75. Burst Mode ${ }^{2} C$ Read Format

## STANDALONE OPERATION

The SSM3582 can be operated in a standalone hardware control mode without any $\mathrm{I}^{2} \mathrm{C}$ control. The same ADDRx pins used to set the $I^{2} C$ device address are used to set the functionality of the device. In standalone mode, the $\mathrm{I}^{2} \mathrm{C}$ pins (SCL and SDA) are inputs and are shorted to DVDD or AGND to set the TDM
slot/sample rate of the device (see Table 18). In this case, the ANA_GAIN bits are set to 11 and SPWDN is set to 0 by default.

In standalone mode, TDM slot selection, mono mode operation, and sample rate are selected via different pin settings. The device looks at the FSYNC signal and, if it is a $50 \%$ duty cycle, uses $I^{2} S$ settings. If the FYSNC signal is a pulse, the device uses TDM settings.

Table 18. Standalone Mode Pin Settings and Functionality

| Sample Rate | Pin States |  |  |  | TDM Slot(s) | MONO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ADDR0 | ADDR1 | SDA | SCL |  |  |
| 32 kHz to 48 kHz | 0 | Open | 0 | 0 | 1,2 | 0 |
|  | 1 | Open | 0 | 0 | 3,4 | 0 |
|  | Pull-down | Open | 0 | 0 | 5,6 | 0 |
|  | Pull-up | Open | 0 | 0 | 7,8 | 0 |
|  | Open | 0 | 0 | 0 | 9, 10 | 0 |
|  | Open |  | 0 | 0 | 11, 12 | 0 |
|  | Open | Pull-down | 0 | 0 | 13, 14 | 0 |
|  | Open | Pull-up | 0 | 0 | 15,16 | 0 |
| 8 kHz to 12 kHz | Open | Open | 0 | 0 | 1,2 | 0 |
| 32 kHz to 48 kHz | 0 | Open | 0 | 1 | 1 | 1 |
|  | 1 | Open | 0 | 1 | 2 | 1 |
|  | Pull-down | Open | 0 | 1 | 3 | 1 |
|  | Pull-up | Open | 0 | 1 | 4 | 1 |
|  | Open | 0 | 0 | 1 | 5 | 1 |
|  | Open | 1 | 0 | 1 | 6 | 1 |
|  | Open | Pull-down | 0 | 1 | 7 | 1 |
|  | Open | Pull-up | 0 | 1 | 8 | 1 |
| 8 kHz to 12 kHz | Open | Open | 0 | 1 | 1,2 | 1 |
| 64 kHz to 96 kHz | 0 | Open | 1 | 0 | 1,2 | 0 |
|  | 1 | Open | 1 | 0 | 3,4 | 0 |
|  | Pull-down | Open | 1 | 0 | 5,6 | 0 |
|  | Pull-up | Open | 1 | 0 | 7,8 | 0 |
|  | Open | 0 | 1 | 0 | 9, 10 | 0 |
|  | Open | 1 | 1 | 0 | 11, 12 | 0 |
|  | Open | Pull-down | 1 | 0 | 13,14 | 0 |
|  | Open | Pull-up | 1 | 0 | 15,16 | 0 |
| 16 kHz to 24 kHz | Open | Open | 1 | 0 | 1,2 | 0 |
| 64 kHz to 96 kHz | 0 | Open | 1 | 1 | 1 | 1 |
|  | 1 | Open | 1 | 1 | 2 | 1 |
|  | Pull-down | Open | 1 | 1 | 3 | 1 |
|  | Pull-up | Open | 1 | 1 | 4 | 1 |
|  | Open | 0 | 1 | 1 | 5 | 1 |
|  | Open | 1 | 1 | 1 | 6 | 1 |
|  | Open | Pull-down | 1 | 1 | 7 | 1 |
|  | Open | Pull-up | 1 | 1 | 8 | 1 |
| 128 kHz to 192 kHz | Open | Open | 1 | 1 | 1,2 | 0 |

## MONO MODE

The SSM3582 can be operated in mono mode for driving low impedance loads. In mono mode, the left and right power stages can be connected in parallel, as shown in Figure 87. Use caution when setting up mono mode. For proper operation, any hardware changes are required along with setting the register. For mono mode operation, set MONO (Register 0x04, Bit 4) to 1 . By default, this bit is set to 0 for stereo mode. After the bit is set for mono mode, only the left channel modulator is active and it feeds both the left and right channel power stages. The OUTL+ and OUTR+ pins are in phase. The OUTL- and OUTR- pins are also in phase. For mono mode, OUTL+ must be shorted to OUTR+; similarly, OUTL- must be shorted to OUTR-.
In standalone mode, the ADDR0, ADDR1, SCL, and SDA pins determine the TDM slot. See the Table 18 for the possible TDM slot configurations in mono mode.

## ANALOG AND DIGITAL GAIN

Four different gain settings are available to optimize the dynamic range of the amplifier in relation to the PVDD supply voltage. In software mode, the initial 19 dB gain setting can be updated through the control interface. In standalone mode, the $\mathrm{I}^{2} \mathrm{C}$ interface pins set the gain of the device. Table 19 summarizes the gain settings and load drive characteristics of the amplifier.

The amplifier analog gain is set prior to enabling the device outputs and must not be changed during operation; a proper mute/unmute sequence is required to prevent audible transients between gain settings.
Finer level control is available in the digital domain, with a very flexible -70 dB to $+24 \mathrm{~dB}, 0.375 \mathrm{~dB} /$ step ramp volume control and selectable nonaliasing clipping point. The digital volume control also includes a playback level limiter that can be set in tandem with the battery voltage monitor to prevent the amplifier from browning out the system when battery level is critically low.

Table 19. Analog Gain Settings and Drive Characteristics

| ANA_GAIN[1:0] |  | $\begin{aligned} & \text { Gain, } \\ & 1 \mathrm{~V} \mathrm{rms} \mathrm{(dB)} \end{aligned}$ | Vout |  |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 0 |  | RMS (V rms) | Peak-to-Peak (V) |
| 0 | 0 | 13 | 4.47 | 6.32 |
| 0 | 1 | 16 | 6.31 | 8.92 |
| 1 | 0 | 19 | 8.91 | 12.60 |
| 1 | 1 | 21 | 11.20 | 15.87 |

## POP AND CLICK SUPPRESSION

Pops and clicks are undesirable audible transients generated by the amplifier system that do not come from the system input signal. Voltage transients as small as 10 mV can be heard as an audible pop in the speaker. Voltage transients at the output of audio amplifiers often occur when shutdown is activated or deactivated. The SSM3582 has a pop and click suppression architecture that reduces these output transients, resulting in noiseless activation and deactivation. Set either mute or power-down before BCLK is removed to ensure a pop free experience.

## TEMPERATURE SENSOR

The SSM3582 contains an 8-bit ADC that measures the die temperature of the device and is enabled via the TEMP_PWDN bit in Register 0x04. After the sensor is enabled, the temperature can be read via the $\mathrm{I}^{2} \mathrm{C}$ in the TEMP register, Register 0x1B. The temperature information is stored in Register 0x1B in an 8-bit, unsigned format. The ADC input range is fixed internally from $-60^{\circ} \mathrm{C}$ to $+195^{\circ} \mathrm{C}$. To convert the hexadecimal value to the temperature (Celsius) value, use the following steps:

1. Convert the hexadecimal value to decimal and then subtract 60 . For example, if the hexadecimal value is $0 \times 54$, the decimal value is 84 .
2. Calculate the temperature using the following equation:

$$
\text { Temperature }=\text { Decimal Value }-60
$$

With a decimal value of 84 ,
Temperature $=84-60=24^{\circ} \mathrm{C}$

Table 20. Fault Reporting Registers

| Fault Type | Flag Set Condition | Status Reported Register |
| :---: | :---: | :---: |
| PVDD Undervoltage (UV) | PVDD below <3.6 V | Register 0x18, Bit 7, UVLO_PVDD |
| 5 V Regulator UV | 5 V regulator voltage at AVDD $<3.6 \mathrm{~V}$ | Register 0x18, Bit 6, UVLO_VREG |
| Limiter/Gain Reduction Engage | Left channel limiter engaged | Register 0x19, Bit 3, LIM_EG_L |
|  | Right channel limiter engaged | Register 0x19, Bit 7, LIM_EG_R |
| Clipping, Left Channel | Left channel DAC clipping | Register 0x19, Bit 2, CLIP_L |
| Clipping, Right Channel | Right channel DAC clipping | Register 0x19, Bit 6, CLIP_R |
| Output Overcurrent (OC) | Left channel output current > 6 A peak | Register 0x19, Bit 1, AMP_OC_L |
|  | Right channel output current $>6 \mathrm{~A}$ peak | Register 0x19, Bit 5, AMP_OC_R |
| Die Overtemperature (OT) | Die temperature $>145^{\circ} \mathrm{C}$ | Register 0x18, Bit 1, OTF |
| Die Overtemperature Warning (OTW) | Die temperature $>117^{\circ} \mathrm{C}$ | Register 0x18, Bit 0, OTW |
| Battery Voltage > VBAT_INF_x | Battery voltage PVDD > VBAT_INF_L | Register 0x19, Bit 0, BAT_WARN_L |
|  | Battery voltage PV ${ }_{\text {DD }}>$ VBAT_INF_R | Register 0x19, Bit 4, BAT_WARN_R |

## FAULTS AND LIMITER STATUS REPORTING

The SSM3582 offers comprehensive protections against the faults at the outputs and reporting to help with system design. The faults listed in Table 20 are reported using the status registers.
The faults listed in Table 20 are reported in Register 0x18 and Register $0 \times 19$ and can be read via $\mathrm{I}^{2} \mathrm{C}$ by the microcontroller in the system.

In the event of a fault occurrence, use Register 0x0B to control how the device reacts to the faults.

Table 21. Register 0x16, Register 0x17, Fault Recovery

| Fault Type | Flag Set Condition | Status Reported <br> Register |
| :--- | :--- | :--- |
| OTW | The amount of gain <br> reduction applied if there <br> is an OTW for left channel | Register 0x16, <br> Bits[1:0], OTW_ <br> GAIN_L |
|  | The amount of gain <br> reduction applied if there <br> is an OTW for the right <br> channel | Register 0x16, <br> Bits55:4], OTW_ <br> GAIN_R |
| Manual | Use to attempt manual <br> Recovery <br> recovery in case of a fault <br> event | Register 0x17, <br> Bit 7, MRCV |
| Autorecovery | When autorecovery from <br> Attempts <br> faults is used, set the <br> number of attempts using <br> this bit | Register 0x17, <br> Bits[5:4], MAX_AR |
| UV | Recovery can be automatic <br> or manual | Register 0x17, <br> Bit 2, ARCV_UV |
| Die OT | Recovery can be automatic <br> or manual | Register 0x17, <br> Bit 1, ARCV_OT |
| OC | Recovery can be automatic <br> or manual | Register 0x17, <br> Bit 0, ARCV_OC |

When the automatic recovery mode is set, the device attempts to recover itself after the fault event and, in case the fault persists, then the device sets the fault again. This process repeats until the fault is resolved.

When the manual recovery mode is used, the device shuts down and the recovery must be attempted using the system microcontroller.

## VBAT (PV ${ }_{\text {DD }}$ ) SENSING

The SSM3582 contains an 8-bit ADC that measures the voltage of the battery voltage (VBAT/PV DD ) supply. The battery voltage information is stored in Register 0x1A as an 8 -bit unsigned format. The ADC input range is fixed internally at 3.8 V to 16.2 V . To convert the hexadecimal value to the voltage value, use the following steps:

Convert the hexadecimal value to decimal. For example, if the hexadecimal value is $0 x A 9$, the decimal value is 169 .

Calculate the voltage using the following equation:

$$
\text { Voltage }=3.8 \mathrm{~V}+12.4 \mathrm{~V} \times \text { Decimal Value } / 255
$$

With a decimal value of 169 ,

$$
\text { Voltage }=3.8 \mathrm{~V}+12.4 \mathrm{~V} \times 169 / 255=12.02 \mathrm{~V}
$$

## LIMITER AND BATTERY TRACKING THRESHOLD CONTROL

The SSM3582 contains an output limiter that can be used to limit the peak output voltage of the amplifier. The limiter works on the rms and peak value of the signal. The limiter threshold, slope, attack rate, and release rate are programmable using Register 0x0E, Register 0x0F, and Register 0x10 for the left channel and Register 0x11, Register 0x12, Register 0x13 for the right channel. The limiter can be enabled or disabled using LIM_EN_L, Bits[1:0] in Register 0x0E, Bits[1:0] for the left channel and the LIM_EN_R bits, Bits[1:0] in Register 0x11, for the right channel.
The threshold at which the output is limited is determined by the LIM_THRES_L bits setting, Bits[7:3] in Register 0x0F for the left channel, and the LIM_THRES_R bits setting, Bits[7:3] in Register 0x12 for the right channel. When the ouput signal level exceeds the set threshold level, the limiter activates and limits the signal level to the set limit. Below the set threshold, the output level is not affected.

The limiter threshold can be set above the maximum output voltage of the amplifier. In this case, the limiter allows maximum peak output; in other words, the output may clip depending on the power supply voltage and not the limiter.
The limiter threshold can be set as fixed or to vary with the battery voltage via the VBAT_TRACK_L bit (Register 0x0E, Bit 2) for the left channel and VBAT_TRACK_R bit (Register 0x11, Bit 2) for right channel. When set to fixed, the limiter threshold is fixed and does not vary with battery voltage. The threshold can be set from 2 V peak to 16 V peak using the LIM_THRES_x bit (see Figure 77).
When set to a variable threshold, the SSM3582 monitors the VBAT supply and automatically adjusts the limiter threshold based on the VBAT supply voltage.

The VBAT supply voltage at which the limiter begins to decrease the output level is determined by the VBAT inflection point (the VBAT_INF _L bits (Register 0x10, Bits[7:0]) for the left channel and VBAT_INF_R bits (Register 0x13, Bits[7:0]) for the right channel).

The VBAT_INF_x point is defined as the battery voltage at which the limiter either activates or deactivates depending on the LIM_EN_x mode (see Table 22). When the battery voltage is greater than VBAT_INF_x, the limiter is not active. When the battery voltage is less than VBAT_INF_X, the limiter is activated. The VBAT_INF_x bits can be set from 3.8 V to 16.2 V . The 8 -bit value for the voltage can be calculated using the following equation:

$$
\text { Voltage }=3.8+12.4 \times \text { Decimal Value } / 255
$$

Convert the decimal value to an 8 -bit hexadecimal value and use it to set the VBAT_INF_x bits.
The slope bits (Register 0x0F and Register 0x12, Bits[1:0]) determine the rate at which the limiter threshold is lowered relative to the amount of change in VBAT below the VBAT_INF_x point.

The slope is the ratio of the limiter threshold reduction to the VBAT voltage reduction.

$$
\text { Slope }=\Delta \text { Limiter Threshold } / \triangle V B A T
$$

The slope ratio can be set from 1:1 to $4: 1$. This function is useful to prevent early shutdown under low battery conditions. As the VBAT voltage falls, the limiter threshold is lowered. This lower threshold results in the lower output level and therefore helps to reduce the current drawn from the battery and in turn helps prevent early shutdown due to low VBAT.

The limiter offers various active modes that can be set using the LIM_EN_x bits (Register 0x0E and Register 0x11, Bits[1:0]) and the VBAT_TRACK_x bit, as shown in Table 22.

When LIM_EN_x $=01$, the limiter is enabled. When LIM_EN_x $=$ 10, the limiter mutes the output if VBAT falls below VBAT_INF_x. When LIM_EN_x = 11, the limiter engages only when the battery voltage is lower than VBAT_INF_x. When VBAT is greater than VBAT_INF_x, no limiting occurs. Note that there is hysteresis on VBAT_INF_x for the limiter disengaging.
The limiter, when active, reduces the gain of the amplifier. The rate of gain reduction or attack rate is determined by the LIM_ATR_ x bits (Register 0x0E and Register 0x11, Bits[5:4]). Similarly, when the signal level drops below the limiter threshold, the gain is restored. The gain release rate is determined by the LIM_RRT bits (Register 0x0E and Register 0x11, Bits[7:6]).


Figure 76. Limiter Example (LIM_EN_x = Ob0, VBAT_TRACK_x = ObX)


Figure 77. Limiter Fixed (LIM_EN_x = 0b01, VBAT_TRACK_x = 0b0)

Table 22. Limiter Modes

| LIM_EN_x | VBAT_TRACK_x | Limiter | VBAT $<$ VBAT_INF_x | VBAT $>$ VBAT_INF_x | Comments |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 00 | 0 or 1 | No | Not applicable | Not applicable | See Figure 76 |
| 01 | 0 | Fixed | Use the set threshold | Use the set threshold | See Figure 77 |
| 01 | 1 | Variable | Lowers the threshold | Use the set threshold | See Figure 78 and Figure 79 |
| 10 | 0 or 1 | Fixed | Mutes the output | Use the set threshold | Not shown |
| 11 | 0 | Fixed | Use the set threshold | No limiting | See Figure 80 and Figure 81 |
| 11 | 1 | Variable | Lowers the threshold | No limiting | See Figure 82 and Figure 83 |



Figure 78. Limiter Fixed (LIM_EN_x = 0b01, VBAT_TRACK_x=0b1)


Figure 79. Output Level vs. VBAT in Limiter Tracking Mode (LIM_EN_x=0b01, VBAT_TRACK_x = 0b1)



Figure 81. Limiter Fixed (LIM_EN_x $=0 b 11$, VBAT_TRACK_ $x=0 b 0$ )


Figure 82. Limiter Example (LIM_EN_x =0b11, VBAT_TRACK_x = 0b1)


Figure 83. Output Level vs. VBAT in Limiter Tracking Mode (LIM_EN_x = Ob11, VBAT_TRACK_ $x=0 b 1$ )

## HIGH FREQUENCY CLIPPER

The high frequency clipper can be controlled via the DAC_CLIP_L bits (Register 0x14, Bits[7:0]) and the DACL_CLIP_R bits (Register 0x15, Bits[7:0]).
These bits determine the clipper threshold, relative to full scale. When enabled, the clipper digitally clips the signal after the DAC interpolation.

## EMI NOISE

The SSM3582 uses a proprietary modulation and spread spectrum technology to minimize EMI emissions from the device. The SSM3582 passes FCC Class-B emissions testing with an unshielded 20 inch cable using ferrite bead-based filtering. For applications that have difficulty passing FCC Class-B emission tests, the SSM3582 includes an ultralow EMI emissions mode that significantly reduces the radiated emissions at the Class-D outputs, particularly above 100 MHz . Note that reducing the supply voltage greatly reduces radiated emissions.

## OUTPUT MODULATION DESCRIPTION

The SSM3582 uses three level, $\Sigma-\Delta$ output modulation. Each output can swing from ground to PV $V_{D D}$, and vice versa. Ideally, when no input signal is present, the output differential voltage is 0 V because there is no need to generate a pulse. In a real-world situation, noise sources are always present.

Due to this constant presence of noise, a differential pulse is occasionally generated in response to this stimulus. A small amount of current flows into the inductive load when the differential pulse is generated. However, typically, the output differential voltage is 0 V . This feature ensures that the current flowing through the inductive load is small.
When the user sends an input signal, an output pulse is generated to follow the input voltage. The differential pulse density is increased by raising the input signal level. Figure 84 depicts three-level, $\Sigma-\Delta$ output modulation with and without input stimulus.


Figure 84. Three-Level, $\Sigma-\Delta$ Output Modulation With and Without Input Stimulus

## BOOTSTRAP CAPACITORS

The output stage of the SSM3582 uses a high-side NMOS driver, rather than a PMOS driver. To generate the gate drive voltage for the high-side NMOS, a bootstrap capacitor for each output terminal acts as a floating power supply for the switching cycle. Use $0.22 \mu \mathrm{~F}$ capacitors to connect the appropriate output pin (OUTx $\pm$ ) to the bootstrap pin (BSTx $\pm$ ). For example, connect a $0.22 \mu \mathrm{~F}$ capacitor between OUTL+ (a left channel, noninverting output) and BSTL+ for bootstrapping the left channel. Similarly, connect another $0.22 \mu \mathrm{~F}$ capacitor between the OUTL- and BSTL- pins for the left channel inverting output.

## POWER SUPPLY DECOUPLING

To ensure high efficiency, low THD, and high PSRR, proper power supply decoupling is necessary. Noise transients on the power supply lines are short duration voltage spikes. These spikes can contain frequency components that extend into the hundreds of megahertz. The power supply input must be decoupled with a good quality, low ESL, low ESR bulk capacitor larger than $220 \mu \mathrm{~F}$. This capacitor bypasses low frequency noise to the ground plane. For high frequency decoupling, place $1 \mu \mathrm{~F}$ capacitors as close as possible to the PVDD pins of the device.

## OUTPUT EMI FILTERING

Additional EMI filtering may be required when the speaker traces and cables are long and present a significant capacitive load that can create additional draw from the amplifier. Typical power ferrites present a significant magnetic hysteresis cycle that affects THD performance and are not recommended for high performance designs. The NFZ filter series from Murata, designed in close collaboration with Analog Devices, Inc., provides a closed hysteresis loop similar to an air coil with minimum impact on performance. Products are available at upwards of 4 A rms, well suited to this application. A small capacitor can be added between the output of the filter and ground to further attenuate very high frequencies. Take care to ensure the capacitor is properly sized so as not to affect idle power consumption or efficiency.

## PCB PLACEMENT

Component selection and placement have great influence on system performance, both measured and subjective. Proper PVDD layout and decoupling is necessary to reach the specified level of performance, particularly at the highest power levels. The placement shown in Figure 85 ensures proper output stage decoupling for each channel, for minimum supply noise and maximum separation between channels. Additional bulk decoupling is necessary to reduce current ripple at low frequencies, and can be shared between several amplifiers in a multichannel solution.


Figure 85. Recommended Component Placement

## LAYOUT

As output power increases, care must be taken to lay out PCB traces and wires properly among the amplifier, load, and power supply; a poor layout increases voltage drops, consequently decreasing efficiency. A good practice is to use short, wide PCB tracks to decrease voltage drops and minimize inductance. For the lowest dc resistance (DCR) and minimum inductance, ensure that track widths for the outputs are at least 200 mil for every inch of length and use 1 oz . or 2 oz . copper.
To maintain high output swing and high peak output power, the PCB traces that connect the output pins to the load and supply pins must be as wide as possible; this also maintains the minimum trace resistances. In addition, good PCB layout isolates critical analog paths from sources of high interference. Separate high frequency circuits (analog and digital) from low frequency circuits.

PVDD and PGND carry most of the device current, and must be properly decoupled with multiple capacitors at the device pins. To minimize ground bounce, use independent large traces to carry PVDD and PGND to the power supply, thus reducing
the amount of noise the amplifier bridges inject in the circuit, particularly if common ground impedance is significant. Proper grounding guidelines help improve audio performance, minimize crosstalk between channels, and prevent switching noise from coupling into the audio signal.
Properly designed multilayer PCBs can reduce EMI emission and increase immunity to the RF field by a factor of 10 or more, compared with double-sided boards. A multilayer board allows a complete layer to be used for the ground plane, whereas the ground plane side of a double-sided board is often disrupted by signal crossover.
If the system has separate analog and digital ground and power planes, the analog ground plane must be directly beneath the analog power plane, and, similarly, the digital ground plane must be directly beneath the digital power plane. There must be no overlap between the analog and digital ground planes or between the analog and digital power planes.

## REGISTER SUMMARY

Table 23. Register Summary

| Reg | Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | RW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x00 | VENDOR_ID | [7:0] | VENDOR |  |  |  |  |  |  |  | 0x41 | R |
| 0x01 | DEVICE_ID1 | [7:0] | DEVICE1 |  |  |  |  |  |  |  | 0x35 | R |
| 0x02 | DEVICE_ID2 | [7:0] | DEVICE2 |  |  |  |  |  |  |  | 0x82 | R |
| $0 \times 03$ | REVISION | [7:0] | REV |  |  |  |  |  |  |  | 0x01 | R |
| $0 \times 04$ | POWER_CTRL | [7:0] | APWDN_EN | RESERVED | TEMP_PWDN | MONO | R_PWDN | L_PWDN | RESERVED | SPWDN | 0xA1 | R/W |
| $0 \times 05$ | AMP_DAC_CTRL | [7:0] | DAC_LPM | RESERVED | DAC_POL_R | DAC_POL_L | EDGE | RESERVED | ANA_GAIN |  | 0x8A | R/W |
| 0x06 | DAC_CTRL | [7:0] | DAC_HV | DAC_MUTE_R | DAC_MUTE_L | DAC_HPF | RESERVED | DAC_FS |  |  | 0x02 | R/W |
| $0 \times 07$ | VOL_LEFT_CTRL | [7:0] | VOL_L |  |  |  |  |  |  |  | 0x40 | R/W |
| 0x08 | VOL_RIGHT_CTRL | [7:0] | VOL_R |  |  |  |  |  |  |  | 0x40 | R/W |
| $0 \times 09$ | SAI_CTRL1 | [7:0] | RESERVED | BCLK_POL | TDM_BCLKS |  |  | FSYNC_MODE | SDATA_FMT | SAI_MODE | 0x11 | R/W |
| $0 \times 0 \mathrm{~A}$ | SAI_CTRL2 | [7:0] | SDATA_EDGE | RESERVED |  | DATA_WIDTH | VOL_ZC_ONLY | CLIP_LINK | VOL_LINK | AUTO_SLOT | 0x07 | R/W |
| 0x0B | SLOT_LEFT_CTRL | [7:0] | RESERVED |  |  | TDM_SLOT_L |  |  |  |  | 0x00 | R/W |
| $0 \times 0 \mathrm{C}$ | SLOT_RIGHT_CTRL | [7:0] | RESERVED |  |  | TDM_SLOT_R |  |  |  |  | 0x01 | R/W |
| 0xOE | LIM_LEFT_CTRL1 | [7:0] | LIM_RRT_L |  | LIM_ATR_L |  | RESERVED | VBAT_TRACK_L | LIM_EN_L |  | 0xA0 | R/W |
| 0xOF | LIM_LEFT_CTRL2 | [7:0] | LIM_THRES_L |  |  |  |  | RESERVED | SLOPE_L |  | 0x51 | R/W |
| 0x10 | LIM_LEFT_CTRL3 | [7:0] | VBAT_INF_L |  |  |  |  |  |  |  | 0x22 | R/W |
| 0x11 | LIM_RIGHT_CTRL1 | [7:0] | LIM_RRT_R |  | LIM_ATR_R |  | LIM_LINK | VBAT_TRACK_R | LIM_EN_R |  | 0xA8 | R/W |
| 0x12 | LIM_RIGHT_CTRL2 | [7:0] | LIM_THRES_R |  |  |  |  | RESERVED | SLOPE_R |  | 0x51 | R/W |
| 0x13 | LIM_RIGHT_CTRL3 | [7:0] | VBAT_INF_R |  |  |  |  |  |  |  | 0x22 | R/W |
| 0x14 | CLIP_LEFT_CTRL | [7:0] | DAC_CLIP_L |  |  |  |  |  |  |  | 0xFF | R/W |
| 0x15 | CLIP_RIGHT_CTRL | [7:0] | DAC_CLIP_R |  |  |  |  |  |  |  | 0xFF | R/W |
| 0x16 | FAULT_CTRL1 | [7:0] | RESERVED |  | OTW_GAIN_R |  | RESERVED |  | OTW_GAIN_L |  | 0x00 | R/W |
| 0x17 | FAULT_CTRL2 | [7:0] | MRCV | RESERVED | MAX_AR |  | RESERVED | ARCV_UV | ARCV_OT | ARCV_OC | 0x30 | R/W |
| 0x18 | STATUS1 | [7:0] | UVLO_PVDD | UVLO_VREG | RESERVED |  |  |  | OTF | OTW | 0x00 | R |
| 0x19 | STATUS2 | [7:0] | LIM_EG_R | CLIP_R | AMP_OC_R | BAT_WARN_R | \|LIM_EG_L | CLIP_L | AMP_OC_L | BAT_WARN_L | 0x00 | R |
| 0x1A | VBAT | [7:0] | VBAT |  |  |  |  |  |  |  | 0x00 | R |
| 0x1B | TEMP | [7:0] | TEMP |  |  |  |  |  |  |  | 0x00 | R |
| 0x1C | SOFT_RESET | [7:0] | RESERVED S_RST $^{\text {a }}$ |  |  |  |  |  |  |  | 0x00 | R/W |

## REGISTER DETAILS

Address: 0x00, Reset: 0x41, Name: VENDOR_ID


Table 24. Bit Descriptions for VENDOR_ID

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | VENDOR |  | Vendor ID | $0 \times 41$ | R |

Address: 0x01, Reset: 0x35, Name: DEVICE_ID1


Table 25. Bit Descriptions for DEVICE_ID1

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | DEVICE1 |  | Device ID 1 | $0 \times 35$ | R |

Address: 0x02, Reset: 0x82, Name: DEVICE_ID2
[7:0] DEVICE2 (R)


Device ID 2
Table 26. Bit Descriptions for DEVICE_ID2

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | DEVICE2 |  | Device ID 2 | $0 \times 82$ | R |

Address: 0x03, Reset: 0x01, Name: REVISION


Table 27. Bit Descriptions for REVISION

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | REV |  | Revision Code | $0 \times 1$ | R |

Address: 0x04, Reset: 0xA1, Name: POWER_CTRL


Table 28. Bit Descriptions for POWER_CTRL

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | APWDN_EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Automatic Power-Down Enable. <br> Automatic power-down feature disabled. <br> Automatic power-down feature enabled. | 0x1 | R/W |
| 6 | RESERVED |  | Reserved. | 0x0 | R |
| 5 | TEMP_PWDN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Temperature Sensor Power-Down. <br> Temperature sensor on. <br> Temperature sensor powered down. | 0x1 | R/W |
| 4 | MONO | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Mono Mode Selection. <br> Mono mode enabled. <br> Stereo mode enabled. | 0x0 | R/W |
| 3 | R_PWDN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Left Channel Power-Down. <br> Right channel powered on. <br> Right channel powered down. | 0x0 | R/W |
| 2 | L_PWDN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Left Channel Power-Down. <br> Left channel powered on. <br> Left channel powered down. | 0x0 | R/W |
| 1 | RESERVED |  | Reserved. | 0x0 | R |
| 0 | SPWDN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Software Master Power-Down <br> Normal operation. <br> Software master power-down. | 0x1 | R/W |

## Address: 0x05, Reset: 0x8A, Name: AMP_DAC_CTRL



Table 29. Bit Descriptions for AMP_DAC_CTRL

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | DAC_LPM | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | DAC Low Power Mode. <br> DAC low power mode disabled. <br> DAC low power mode enabled. | 0x1 | R/W |
| 6 | RESERVED |  | Reserved. | 0x0 | R |
| 5 | DAC_POL_R | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Right Channel DAC Output Polarity Control. <br> Normal behavior. <br> Invert the DAC output. | 0x0 | R/W |
| 4 | DAC_POL_L | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Left Channel DAC Output Polarity Control. Normal behavior. Invert the DAC output. | 0x0 | R/W |
| 3 | EDGE | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Edge Rate Control. <br> Normal operation. <br> Low EMI mode operation. | 0x1 | R/W |
| 2 | RESERVED |  | Reserved. | 0x0 | R |
| [1:0] | ANA_GAIN | $\begin{array}{r} 0 \\ 1 \\ 10 \\ 11 \end{array}$ | Amplifier Analog Gain Select. $\begin{aligned} & +13 \mathrm{~dB}(6.3 \mathrm{~V} \text { peak). } \\ & +16 \mathrm{~dB}(8.9 \mathrm{~V} \text { peak). } \\ & +19 \mathrm{~dB}(12.6 \mathrm{~V} \text { peak). } \\ & +21 \mathrm{~dB}(16 \mathrm{~V} \text { peak). } \end{aligned}$ | $0 \times 2$ | R/W |

## Address: 0x06, Reset: 0x02, Name: DAC_CTRL

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |  |
|  |  |  |  |  |  |  |  |  |
| Hard volume control |  |  |  |  |  |  |  | DAC sample rate select |
| 0 : Soft volume ramping. |  |  |  |  |  |  |  | 0: 8kHz to 12 kHz . |
| 1: No volume ramping. |  |  |  |  |  |  |  | 1: 16 kHz to 24 kHz . |
| [6] DAC_MUTE_R (R/W) - |  |  |  |  |  |  |  | 10: 32 kHz to 48 kHz . |
| DAC right channel mute |  |  |  |  |  |  |  |  |
| 0: Right channel unmut |  |  |  |  |  |  |  | $\text { 101: } 48 \mathrm{kHz} \text { to } 72 \mathrm{kHz} \text {. }$ |
| 1: Right channel muted. |  |  |  |  |  |  |  |  |
| [5] DAC_MUTE_L (R/W) |  |  |  |  |  |  |  | 3] RESERVED |
| DAC left channel mute |  |  |  |  |  |  |  | [4] DAC_HPF (R/W) |
| 0 : Left channel unmuted. |  |  |  |  |  |  |  | DAC high pass filter |
| 1: Left channel muted. |  |  |  |  |  |  |  | 0 : DAC high pass filter |
|  |  |  |  |  |  |  |  | 1: DAC high pass filter |

Table 30. Bit Descriptions for DAC_CTRL

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | DAC_HV | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Hard Volume Control. <br> Soft Volume Ramping. <br> No Volume Ramping. | 0x0 | R/W |
| 6 | DAC_MUTE_R | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | DAC Right Channel Mute. Right Channel Unmuted. Right Channel Muted. | 0x0 | R/W |
| 5 | DAC_MUTE_L | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | DAC Left Channel Mute. <br> Left Channel Unmuted. <br> Left Channel Muted. | 0x0 | R/W |
| 4 | DAC_HPF | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | DAC High-Pass Filter. <br> DAC High-Pass Filter Disabled. <br> DAC High-Pass Filter Enabled. | $0 \times 0$ | R/W |
| 3 | RESERVED |  | Reserved. | 0x0 | R |
| [2:0] | DAC_FS | $\begin{array}{r} 0 \\ 1 \\ 10 \\ 11 \\ 100 \\ 101 \end{array}$ | DAC Sample Rate Select. <br> 8 kHz to 12 kHz . <br> 16 kHz to 24 kHz . <br> 32 kHz to 48 kHz . <br> 64 kHz to 96 kHz . <br> 128 kHz to 192 kHz . <br> 48 kHz to 72 kHz . | $0 \times 2$ | R/W |

SSM3582

Address: 0x07, Reset: 0x40, Name: VOL_LEFT_CTRL


Table 31. Bit Descriptions for VOL_LEFT_CTRL

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [7:0] | VOL_L |  | Left Channel Volume | 0x40 | R/W |
|  |  | 0x00 | +24 dB |  |  |
|  |  | 0x01 | +23.625 dB |  |  |
|  |  | 0x02 |  |  |  |
|  |  | 0x3F | $+0.375 \mathrm{~dB}$ |  |  |
|  |  | 0x40 | 0 dB |  |  |
|  |  | 0x41 | $-0.375 \mathrm{~dB}$ |  |  |
|  |  | $0 \times 42$ | ... |  |  |
|  |  | 0xFD | $-70.875 \mathrm{~dB}$ |  |  |
|  |  | 0xFE | $-71.25 \mathrm{~dB}$ |  |  |
|  |  | 0xFF | Mute |  |  |

Address: 0x08, Reset: 0x40, Name: VOL_RIGHT_CTRL


Table 32. Bit Descriptions for VOL_RIGHT_CTRL

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [7:0] | VOL_R | $\begin{aligned} & 0 \times 00 \\ & 0 \times 01 \\ & 0 \times 02 \\ & 0 \times 3 F \\ & 0 \times 40 \\ & 0 \times 41 \\ & 0 \times 42 \\ & 0 \times F D \\ & 0 \times F E \\ & 0 \times F F \end{aligned}$ | Right Channel Volume $\begin{aligned} & +24 \mathrm{~dB} \\ & +23.625 \mathrm{~dB} \\ & \ldots \\ & +0.375 \mathrm{~dB} \\ & 0 \mathrm{~dB} \\ & -0.375 \mathrm{~dB} \\ & \ldots \\ & -70.875 \mathrm{~dB} \\ & -71.25 \mathrm{~dB} \end{aligned}$ <br> Mute | 0x40 | R/W |

Address: 0x09, Reset: 0x11, Name: SAI_CTRL1


Table 33. Bit Descriptions for SAI_CTRL1

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | RESERVED |  | Reserved. | 0x0 | R |
| 6 | BCLK_POL | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | BCLK Polarity Control <br> Use Rising Edge to Capture SDATA <br> Use Falling Edge to Capture SDATA | 0x0 | R/W |
| [5:3] | TDM_BCLKS | $\begin{array}{r} 0 \\ 1 \\ 10 \\ 11 \\ 100 \end{array}$ | TDM Slot Width Select <br> 16 Bits <br> 24 Bits <br> 32 Bits <br> 48 Bits <br> 64 Bits | $0 \times 2$ | R/W |
| 2 | FSYNC_MODE | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | FSYNC Mode <br> Stereo: Low FSYNC is Left Channel; TDM: Frame Start on Falling Edge Stereo: High FSYNC is Left Channel; TDM: Frame Start on Rising Edge | 0x0 | R/W |
| 1 | SDATA_FMT | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Serial Data Format $I^{2}$ S (Delay by 1) Format Left Justified Format | 0x0 | R/W |
| 0 | SAI_MODE | 0 1 | Serial Interface Mode Select Stereo Modes TDM Modes | 0x1 | R/W |

## Address: 0x0A, Reset: 0x07, Name: SAI_CTRL2



Table 34. Bit Descriptions for SAI_CTRL2

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | SDATA_EDGE | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | SDATA Edge Delay Mode Normal Operation Half Cycle Delay of SDATA | 0x0 | R/W |
| [6:5] | RESERVED |  | Reserved | 0x0 | R |
| 4 | DATA_WIDTH | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Audio Input Data Width 24 Bits <br> 16 Bits | 0x0 | R/W |
| 3 | VOL_ZC_ONLY | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Volume Control Zero-Crossing Detection <br> Allow Volume to Change at All Times <br> Only Change Volume When Zero-Crossing is Detected (May Be Different Per Channel) | 0x0 | R/W |
| 2 | CLIP_LINK | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | High Frequency Clipper Link <br> Use Independent Left and Right DAC_CLIP_x Bits Link Both Channels to DAC_CLIP_L Bits | 0x1 | R/W |
| 1 | VOL_LINK | $0$ | Channel Volume Link <br> Use Independent VOL_L and VOL_R Controls <br> Link Both Channels to VOL_L Control | 0x1 | R/W |
| 0 | AUTO_SLOT | 0 1 | Automatic TDM Slot Selection <br> Set TDM Slots Using TDM_SLOT_x Bits <br> Set TDM Slots Automatically Using the ADDRx Pin Settings | 0x1 | R/W |

Address: 0x0B, Reset: 0x00, Name: SLOT_LEFT_CTRL


Table 35. Bit Descriptions for SLOT_LEFT_CTRL

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[7: 5]$ | RESERVED |  | Reserved | Left Channel Slot Selection | $0 \times 0$ |
| $[4: 0]$ | TDM_SLOT_L |  | R |  |  |

Address: 0x0C, Reset: 0x01, Name: SLOT_RIGHT_CTRL


Table 36. Bit Descriptions for SLOT_RIGHT_CTRL

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[7: 5]$ | RESERVED |  | Reserved | Right Channel Slot Selection | $0 \times 0$ |
| $[4: 0]$ | TDM_SLOT_R |  | R |  |  |

Address: 0x0E, Reset: 0xA0, Name: LIM_LEFT_CTRL1


Table 37. Bit Descriptions for LIM_LEFT_CTRL1

| Bits | Bit Name | Settings | Description |  | Reset |
| :--- | :--- | ---: | :--- | :--- | :--- |
| [7:6] | LIM_RRT_L |  | Left Limiter Release Rate | Access |  |
|  |  | 0 | $3200 \mathrm{~ms} / \mathrm{dB}$ |  |  |
|  |  | 1 | $1600 \mathrm{~ms} / \mathrm{dB}$ | R/W |  |
|  | 10 | $1200 \mathrm{~ms} / \mathrm{dB}$ |  |  |  |
|  |  | 11 | $800 \mathrm{~ms} / \mathrm{dB}$ |  |  |
| [5:4] | LIM_ATR_L | 0 | Left Limiter Attack Rate | $120 \mu \mathrm{~s} / \mathrm{dB}$ | $0 \times 2$ |
|  |  | 1 | $60 \mu \mathrm{~s} / \mathrm{dB}$ | R/W |  |
|  |  | 10 | $30 \mu \mathrm{~s} / \mathrm{dB}$ |  |  |
| 3 |  | 11 | $20 \mu \mathrm{~s} / \mathrm{dB}$ |  |  |

SSM3582

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | VBAT_TRACK_L | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Left Threshold Battery Tracking <br> Fixed Limiter Threshold Set by LIM_THRES Bits in Register 0x0F <br> Ramp Down Limiter Threshold when VBAT < VBAT_INF_L using SLOPE_x bits in Register 0x0F. | 0x0 | R/W |
| [1:0] | LIM_EN_L | $\begin{array}{r} 0 \\ 1 \\ 10 \\ 11 \end{array}$ | Left Limiter Mode <br> Limiter Off <br> Limiter On <br> Mute output if VBAT < VBAT_INF_L. <br> Limiter on only if VBAT < VBAT_INF_L. | $0 \times 0$ | R/W |

Address: 0x0F, Reset: 0x51, Name: LIM_LEFT_CTRL2


Table 38. Bit Descriptions for LIM_LEFT_CTRL2

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [7:3] | LIM_THRES_L |  | Left Limiter Threshold | 0xA | R/W |
|  |  | 0 | 16 V peak |  |  |
|  |  | 1 | 15.5 V peak |  |  |
|  |  | 2 | 15 V peak |  |  |
|  |  | 3 | 14.5 V peak |  |  |
|  |  | 4 | 14 V peak |  |  |
|  |  | 5 | 13.5 V peak |  |  |
|  |  | 6 | 13 V peak |  |  |
|  |  | 7 | 12.5 V peak |  |  |
|  |  | 8 | 12 V peak |  |  |
|  |  | 9 | 11.5 V peak |  |  |
|  |  | 10 | 11 V peak |  |  |
|  |  | 11 | 10.5 V peak |  |  |
|  |  | 12 | 10 V peak |  |  |
|  |  | 13 | 9.5 V peak |  |  |
|  |  | 14 | 9.25 V peak |  |  |
|  |  | 15 | 9 V peak |  |  |
|  |  | 16 | 8.75 V peak |  |  |
|  |  | 17 | 8.5 V peak |  |  |
|  |  | 18 | 8.25 V peak |  |  |
|  |  | 19 | 8 V peak |  |  |
|  |  | 20 | 7.5 V peak |  |  |


| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 21 | 7 V peak |  |  |
|  |  | 22 | 6.5 V peak |  |  |
|  |  | 23 | 6 V peak |  |  |
|  |  | 24 | 5.5 V peak |  |  |
|  |  | 25 | 5 V peak |  |  |
|  |  | 26 | 4.5 V peak |  |  |
|  |  | 27 | 4 V peak |  |  |
|  |  | 28 | 3.5 V peak |  |  |
|  |  | 29 | 3 V peak |  |  |
|  |  | 30 | 2.5 V peak |  |  |
|  |  | 31 | 2 V peak |  |  |
| 2 | RESERVED |  | Reserved | 0x0 | R |
| [1:0] | SLOPE_L |  | Left Limiter Threshold Reduction Slope | 0x1 | R/W |
|  |  | 0 | 1:1 Threshold: VBAT Reduction |  |  |
|  |  | 1 | 2:1 Threshold: VBAT Reduction |  |  |
|  |  | 10 | 3:1 Threshold: VBAT Reduction |  |  |
|  |  | 11 | 4:1 Threshold: VBAT Reduction |  |  |

Address: 0x10, Reset: 0x22, Name: LIM_LEFT_CTRL3


Table 39. Bit Descriptions for LIM_LEFT_CTRL3

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | VBAT_INF_L |  | Left Limiter Battery Voltage Inflection Point | $0 \times 22$ | R/W |

## Address: 0x11, Reset: 0xA8, Name: LIM_RIGHT_CTRL1



Table 40. Bit Descriptions for LIM_RIGHT_CTRL1

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [7:6] | LIM_RRT_R | $\begin{array}{r} 0 \\ 1 \\ 10 \\ 11 \end{array}$ | Right Limiter Release Rate <br> $3200 \mathrm{~ms} / \mathrm{dB}$ <br> $1600 \mathrm{~ms} / \mathrm{dB}$ <br> $1200 \mathrm{~ms} / \mathrm{dB}$ <br> $800 \mathrm{~ms} / \mathrm{dB}$ | 0x2 | R/W |
| [5:4] | LIM_ATR_R | $\begin{array}{r} 0 \\ 1 \\ 10 \\ 11 \end{array}$ | Right Limiter Attack Rate <br> $120 \mu \mathrm{~s} / \mathrm{dB}$ <br> $60 \mu \mathrm{~s} / \mathrm{dB}$ <br> $30 \mu \mathrm{~s} / \mathrm{dB}$ <br> $20 \mu \mathrm{~s} / \mathrm{dB}$ | 0x2 | R/W |
| 3 | LIM_LINK | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Channel Limiter Link <br> Use Independent Left and Right Channel Limiters <br> Link Both Channels to one Limiter (Use Left Limiter Controls) | 0x1 | R/W |
| 2 | VBAT_TRACK_R | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Right Threshold Battery Tracking <br> Fixed Limiter Threshold set by LIM_THRES_R Bits in Register 0x12 <br> Ramp down limiter threshold when VBAT < VBAT_INF_R using SLOPE_R Bits in Register 0x12. | 0x0 | R/W |
| [1:0] | LIM_EN_R | $\begin{array}{r} 0 \\ 1 \\ 10 \\ 11 \end{array}$ | Right Limiter Mode <br> Limiter Off <br> Limiter On <br> Mute output if VBAT < VBAT_INF_R. <br> Limiter on only if VBAT < VBAT_INF_R. | $0 \times 0$ | R/W |

Address: 0x12, Reset: 0x51, Name: LIM_RIGHT_CTRL2


| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [7:3] | LIM_THRES_R |  | Right Limiter Threshold | 0xA | R/W |
|  |  | 0 | 16 V p-p |  |  |
|  |  | 1 | 15.5 V p-p |  |  |
|  |  | 2 | 15 V p-p |  |  |
|  |  | 3 | 14.5 V p-p |  |  |
|  |  | 4 | 14 V p-p |  |  |
|  |  | 5 | 13.5 V p-p |  |  |
|  |  | 6 | $13 \mathrm{Vp-p}$ |  |  |
|  |  | 7 | 12.5 V p-p |  |  |
|  |  | 8 | $12 \mathrm{Vp-p}$ |  |  |
|  |  | 9 | 11.5 V p-p |  |  |
|  |  | 10 | 11 Vp -p |  |  |
|  |  | 11 | 10.5 V p-p |  |  |
|  |  | 12 | $10 \mathrm{Vp-p}$ |  |  |
|  |  | 13 | 9.5 V p-p |  |  |
|  |  | 14 | $9.25 \mathrm{Vp-p}$ |  |  |
|  |  | 15 | $9 \mathrm{Vp-p}$ |  |  |
|  |  | 16 | $8.75 \mathrm{Vp-p}$ |  |  |
|  |  | 17 | 8.5 V p-p |  |  |
|  |  | 18 | $8.25 \mathrm{Vp-p}$ |  |  |
|  |  | 19 | $8 \mathrm{Vp-p}$ |  |  |
|  |  | 20 | 7.5 V p-p |  |  |
|  |  | 21 | $7 \mathrm{Vp}-\mathrm{p}$ |  |  |
|  |  | 22 | $6.5 \mathrm{Vp-p}$ |  |  |
|  |  | 23 | $6 \mathrm{Vp}-\mathrm{p}$ |  |  |
|  |  | 24 | 5.5 V p-p |  |  |
|  |  | 25 | 5 V p-p |  |  |
|  |  | 26 | 4.5 V p-p |  |  |
|  |  | 27 | $4 \mathrm{Vp}-\mathrm{p}$ |  |  |
|  |  | 28 | 3.5 V p-p |  |  |
|  |  | 29 | $3 \mathrm{Vp}-\mathrm{p}$ |  |  |
|  |  | 30 | 2.5 V p-p |  |  |
|  |  | 31 | $2 \mathrm{Vp-p}$ |  |  |


| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | ---: | :--- | :--- | :--- |
| 2 | RESERVED |  | Reserved | $0 \times 0$ | R |
| $[1: 0]$ | SLOPE_R |  | Right Limiter Threshold Reduction Slope | $0 \times 1$ | R/W |
|  |  | 0 | $1: 1$ Threshold: VBAT Reduction |  |  |
|  | 1 | $2: 1$ Threshold: VBAT Reduction |  |  |  |
|  |  | 10 | $3: 1$ Threshold: VBAT Reduction |  |  |
|  |  | 11 | $4: 1$ Threshold:VBAT Reduction |  |  |

Address: 0x13, Reset: 0x22, Name: LIM_RIGHT_CTRL3


Table 42. Bit Descriptions for LIM_RIGHT_CTRL3

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | VBAT_INF_R |  | Right Limiter Battery Voltage Inflection Point | $0 \times 22$ | R/W |

Address: 0x14, Reset: 0xFF, Name: CLIP_LEFT_CTRL


Table 43. Bit Descriptions for CLIP_LEFT_CTRL

| Bits | Bit Name | Settings | Description | Reset | Access |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | DAC_CLIP_L |  | Left DAC High Frequency Clip Value | 0xFF | R/W |  |
|  |  | $0 \times F F$ | Clip to 0 dB |  |  |  |
|  |  | $0 \times F E$ | Clip to $255 / 256$ |  |  |  |
|  |  | $0 \times F D$ | Clip to $254 / 256$ |  |  |  |
|  |  | $0 \times F C$ | $\ldots$ |  |  |  |

Address: 0x15, Reset: 0xFF, Name: CLIP_RIGHT_CTRL


Table 44. Bit Descriptions for CLIP_RIGHT_CTRL

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | ---: | :--- | :--- | :--- |
| $[7: 0]$ | DAC_CLIP_R |  | Right DAC High Frequency Clip Value | 0xFF | R/W |
|  |  | 0xFF | Clip to 0 dB |  |  |
|  |  | 0xFE | Clip to 255/256 |  |  |
|  |  | 0xFD | Clip to 254/256 |  |  |
|  |  | $0 x F C$ | $\ldots$ |  |  |
|  |  | $0 \times 00$ | Clip to $1 / 256$ |  |  |

Address: 0x16, Reset: 0x00, Name: FAULT_CTRL1


Table 45. Bit Descriptions for FAULT_CTRL1

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [7:6] | RESERVED |  | Reserved | 0x0 | R |
| [5:4] | OTW_GAIN_R | $\begin{array}{r} 0 \\ 1 \\ 10 \\ 11 \end{array}$ | Right Channel Over Temperature Warning Gain Reduction <br> No Gain Reduction <br> 1.5 dB Gain Reduction <br> 3 dB Gain Reduction <br> 5.625 dB Gain Reduction | 0x0 | R/W |
| [3:2] | RESERVED |  | Reserved | 0x0 | R |
| [1:0] | OTW_GAIN_L | $\begin{array}{r} 0 \\ 1 \\ 10 \\ 11 \end{array}$ | Left Channel Over Temperature Warning Gain Reduction No Gain Reduction 1.5 dB Gain Reduction <br> 3 dB Gain Reduction <br> 5.625 dB Gain Reduction | 0x0 | R/W |

SSM3582

## Address: 0x17, Reset: 0x30, Name: FAULT_CTRL2



Table 46. Bit Descriptions for FAULT_CTRL2

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | MRCV |  | Engage Manual Fault Recovery Attempt | 0x0 | W |
| 6 | RESERVED |  | Reserved | 0x0 | R |
| [5:4] | MAX_AR | $\begin{array}{r} 0 \\ 1 \\ 10 \\ 11 \end{array}$ | Maximum Automatic Recovery Attempts <br> 1 Attempt <br> 3 Attempts <br> 7 Attempts <br> Unlimited Attempts | 0x3 | R/W |
| 3 | RESERVED |  | Reserved | 0x0 | R |
| 2 | ARCV_UV | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Undervoltage Fault Automatic Recovery Control <br> Automatic Recovery Enabled <br> Manual Recovery Using MRCV Register | 0x0 | R/W |
| 1 | ARCV_OT | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Over Temperature Fault Automatic Recovery Control <br> Automatic Recovery Enabled <br> Manual Recovery Using MRCV Bit | 0x0 | R/W |
| 0 | ARCV_OC | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Over Current Fault Automatic Recovery Control <br> Automatic Recovery Enabled <br> Manual Recovery Using MRCV Bit | 0x0 | R/W |

## Address: 0x18, Reset: 0x00, Name: STATUS1

|  | 7 | 5 | 4 | 3 | 2 | 1 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| [7] UVLO_PVDD (R) <br> PVDD under-voltage fault condition <br> 0: PVDD OK. <br> 1: PVDD undervoltage fault condition. <br> [0] OTW (R) <br> Over temperature warning condition <br> 0 : No over temperature warning. <br> 1: Over temperature warning. |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  | [1] OTF (R) |
| Regulator under-voltage fault condition Over temperature fault condition |  |  |  |  |  |  |  |  |
| 0: No undervoltage fault for AVDD regulator. 0 : No over temperature fault |  |  |  |  |  |  |  |  |
| 1: Undervoltage fault for AVDD regulator. 1: O |  |  |  |  |  |  |  |  |
| [5:2] RESERVE |  |  |  |  |  |  |  |  |

Table 47. Bit Descriptions for STATUS1

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 7 | UVLO_PVDD | 0 | PVDD Undervoltage Fault Condition | PVDD OK |  |
|  |  | 1 | PVDD undervoltage fault condition | $0 \times 0$ | R |
| 6 | UVLO_VREG | 0 | Regulator Undervoltage Fault Condition |  |  |
|  |  | 1 | No undervoltage fault for AVDD regulator |  |  |
|  |  | Undervoltage fault for AVDD regulator |  |  |  |
| $[5: 2]$ | RESERVED | 0 | Reserved | No overtemperature fault | R |
| 1 | OTF | 1 | Overtemperature fault | $0 \times 0$ | R |
| 0 | OTW | 0 | Over Temperature Warning Condition | No overtemperature warning |  |
|  | 1 | Overtemperature warning | $0 \times 0$ | R |  |

Address: 0x19, Reset: 0x00, Name: STATUS2


Table 48. Bit Descriptions for STATUS2

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 7 | LIM_EG_R |  | Right limiter gain reduction engaged | $0 \times 0$ | R |
|  |  | 0 | Limiter Gain Reduction Right Off. |  |  |

SSM3582

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | CLIP_R | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Right channel DAC clipping detected <br> No clipping right channel. <br> Clipping right channel. | 0x0 | R |
| 5 | AMP_OC_R | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Right channel amplifier overcurrent condition No overcurrent right channel. Overcurrent right channel. | 0x0 | R |
| 4 | BAT_WARN_R | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Battery voltage warning for right channel (VBAT < VBAT_INF_x) <br> VBAT > VBAT_INF_R right channel. <br> VBAT < VBAT_INF_R right channel. | 0x0 | R |
| 3 | LIM_EG_L | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Left limiter gain reduction engaged Limiter Gain Reduction Left Off. Limiter Gain Reduction Left On. | 0x0 | R |
| 2 | CLIP_L | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Left channel DAC clipping detected No clipping left channel. Clipping left channel. | 0x0 | R |
| 1 | AMP_OC_L | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Left channel amplifier overcurrent condition No over current left channel. Over current left channel. | 0x0 | R |
| 0 | BAT_WARN_L | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Battery voltage warning for left channel (VBAT < VBAT_INF_x) <br> VBAT > VBAT_INF_L left channel. <br> VBAT < VBAT_INF_L left channel. | 0x0 | R |

Address: 0x1A, Reset: 0x00, Name: VBAT


Table 49. Bit Descriptions for VBAT

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | VBAT |  | Battery Voltage Readback | $0 \times 0$ | R |

## Address: 0x1B, Reset: 0x00, Name: TEMP



Table 50. Bit Descriptions for TEMP

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | TEMP |  | Temperature Sensor Readout. The actual temperature in degrees Celsius is TEMP - <br> 60 decimal. | $0 \times 0$ | R |

## Address: 0x1C, Reset: 0x00, Name: SOFT_RESET



Table 51. Bit Descriptions for SOFT_RESET

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[7: 1]$ | RESERVED |  | Reserved | $0 \times 0$ | R |
| 0 | S_RST | 0 | Full Software Reset | Normal Operation |  |
|  |  | 1 | Perform Full Software Reset | W |  |
|  |  |  |  |  |  |

## Data Sheet

SSM3582

## TYPICAL APPLICATION CIRCUIT

Figure 86 shows a typical application circuit for a stereo output. Figure 87 shows a typical application circuit for a mono output.


Figure 86. Typical Application Circuit for Stereo Output


## OUTLINE DIMENSIONS

 THE EXPOSED PAD, REFER TO THE PIN CONFIGURATION AN SECTION OF THIS DATA SHEET.

*COMPLIANT TO JEDEC STANDARDS MO-220-WJJD-5 WITH EXCEPTION TO EXPOSED PAD DIMENSION.

Figure 88. 40-Lead Lead Free Chip Scale Package [LFCSP]
$6 \mathrm{~mm} \times 6 \mathrm{~mm}$ Body and 0.75 mm Package Height
(CP-40-7)
Dimensions shown in millimeters

ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| SSM3582BCPZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40 -Lead Lead Free Chip Scale Package [LFCSP] | CP-40-7 |
| SSM3582BCPZRL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40 -Lead Lead Free Chip Scale Package [LFCSP] | CP-40-7 |
| SSM3582BCPZR7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40-Lead Lead Free Chip Scale Package [LFCSP] | CP-40-7 |
| EVAL-SSM3582Z |  | Evaluation Board |  |

${ }^{1} Z=$ RoHs Compliant Part.


[^0]:    ${ }^{1}$ N/A means not applicable.

[^1]:    ${ }^{1}$ PWR is power supply or ground pin, AIN is analog input, DIN is digital input, DIO is digital input/output, and AOUT is analog output.

[^2]:    $R_{L}=8 \Omega, P V_{D D}=16 \mathrm{~V}$

