SCES0500-AUGUST 1995-REVISED SEPTEMBER 2004

#### **FEATURES**

- Member of the Texas Instruments Widebus™
  Family
- Operates From 1.65 V to 3.6 V
- Max t<sub>pd</sub> of 5.2 ns at 3.3 V
- ±24-mA Output Drive at 3.3 V
- All Outputs Have Equivalent 26- $\Omega$  Series Resistors, So No External Resistors Are Required
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

#### **DESCRIPTION/ORDERING INFORMATION**

This 12-bit to 24-bit registered bus exchanger is designed for 1.65-V to 3.6-V  $\rm V_{\rm CC}$  operation.

The SN74ALVCHR16269A is used in applications in which two ports must be multiplexed onto, or demultiplexed from, a single port. It is particularly suitable as an interface between synchronous DRAMs and high-speed microprocessors.

Data is stored in the internal B-port registers on the low-to-high transition of the clock (CLK) input, when the appropriate clock-enable (CLKENA) inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port. For data transfer in the B-to-A

# DGG, DGV, OR DL PACKAGE (TOP VIEW)

		U		<b>-</b>
OEA [				OEB2
OEB1				CLKENA2
2B3 [				] 2B4
GND [	4		53	GND
2B2 [	5		52	] 2B5
2B1 [	6		51	] 2B6
v <sub>cc</sub> [	7		50	]v <sub>cc</sub>
A1 [	8		49	] 2B7
A2 [	9		48	]2B8
АЗ [	10		47	] 2B9
GND [	11		46	GND
A4 [	12		45	2B10
A5 [	13		44	]2B11
A6 [	14			2B12
A7 [	15		42	1B12
A8 [	16		41	1B11
A9 [	17		40	]1B10
GND [	18			GND
A10 [	19		38	] 1B9
A11 [	20		37	]1B8
A12 [	21			] 1B7
V <sub>CC</sub> [	22		35	]v <sub>cc</sub>
1B1 [	23		34	] 1B6
1B2 [	24		33	] 1B5
GND [	25		32	GND
1B3 [	26		31	]1B4
NC [	27		30	CLKENA1
SEL [	28		29	CLK
				J

NC - No internal connection

direction, a single storage register is provided. The select (SEL) line selects 1B or 2B data for the A outputs. The register on the A output permits the fastest possible data transfer, thus extending the period during which the data is valid on the bus. The control terminals are registered so that all transactions are synchronous with CLK. Data flow is controlled by the active-low output enables (OEA, OEB1, and OEB2).

#### ORDERING INFORMATION

T <sub>A</sub>	PACK	AGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	SSOP – DL	Tube	SN74ALVCHR16269AL	AL V/CLID46260A	
40°C to 95°C	330P - DL	Tape and reel	SN74ALVCHR16269ALR	ALVCHR16269A	
-40°C to 85°C	TSSOP - DGG	Tape and reel	SN74ALVCHR16269AGR	ALVCHR16269A	
	TVSOP - DGV	Tape and reel	SN74ALVCHR16269AVR	VR269A	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

SCES050O-AUGUST 1995-REVISED SEPTEMBER 2004



## **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon as possible, and  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Due to  $\overline{OE}$  being routed through a register, the active state of the outputs cannot be determined prior to the arrival of the first clock pulse.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

All outputs are designed to sink up to 12 mA and include equivalent 26- $\Omega$  resistors to reduce overshoot and undershoot.

#### **FUNCTION TABLES**

#### **OUTPUT ENABLE**

	INPUTS		OUT	PUTS
CLK	OEA	OEB	Α	1B, 2B
1	Н	Н	Z	Z
1	Н	L	z	Active
1	L	Н	Active	Z
1	L	L	Active	Active

#### A-TO-B STORAGE ( $\overline{OEB} = L$ )

	INPUTS			OUTI	PUTS
CLKENA1	<b>CLKENA2</b>	CLK	Α	1B	2B
L	Н	1	L	L	2B <sub>0</sub> <sup>(1)</sup>
L	Н	$\uparrow$	Н	Н	$2B_0^{(1)}$
L	L	$\uparrow$	L	L	L
L	L	$\uparrow$	Н	Н	Н
Н	L	$\uparrow$	L	1B <sub>0</sub> <sup>(1)</sup>	L
н	L	$\uparrow$	Н	1B <sub>0</sub> <sup>(1)</sup>	Н
Н	Н	Χ	Χ	1B <sub>0</sub> <sup>(1)</sup>	2B <sub>0</sub> <sup>(1)</sup>

 Output level before the indicated steady-state input conditions were established

B-TO-A STORAGE ( $\overline{OEA} = L$ )


	INP	JTS		OUTPUT
CLK	SEL	1B	2B	Α
Х	Н	Х	Х	A <sub>0</sub> <sup>(1)</sup>
X	L	Χ	Х	A <sub>0</sub> <sup>(1)</sup> A <sub>0</sub> <sup>(1)</sup>
1	Н	L	Х	L
1	Н	Н	Х	Н
1	L	Χ	L	L
1	L	Χ	Н	Н

 Output level before the indicated steady-state input conditions were established



SCES0500-AUGUST 1995-REVISED SEPTEMBER 2004

## LOGIC DIAGRAM (POSITIVE LOGIC)







## ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V
	Input valtage renge	Except I/O ports (2)	-0.5	4.6	V
V <sub>I</sub>	Input voltage range	I/O ports <sup>(2)(3)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
Vo	Output voltage range <sup>(2)(3)</sup>			V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through each V <sub>CC</sub> or GND			±100	mA
		DGG package		64	
$\theta_{JA}$	Package thermal impedance (4)	DGV package		48	°C/W
		DL package		56	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## **RECOMMENDED OPERATING CONDITIONS**(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		1.65	3.6	V
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	
VI	Input voltage	·	0	V <sub>cc</sub>	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.65 V		-2	
	High level output ourrent	V <sub>CC</sub> = 2.3 V		-6	mA
I <sub>OH</sub>	High-level output current	$V_{CC} = 2.7 \text{ V}$		-8	IIIA
		V <sub>CC</sub> = 3 V		-12	
		V <sub>CC</sub> = 1.65 V		2	
	Lour loval output ourrent	V <sub>CC</sub> = 2.3 V		6	A
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7 V		8	mA
		V <sub>CC</sub> = 3 V		12	
Δt/Δν	Input transition rise or fall rate			10	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

<sup>(1)</sup> All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> This value is limited to 4.6 V, maximum.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

SCES0500-AUGUST 1995-REVISED SEPTEMBER 2004


### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN TYP(1)	MAX	UNIT
	$I_{OH} = -100  \mu A$	1.65 V to 3.6 V	V <sub>CC</sub> - 0.2		
	$I_{OH} = -2 \text{ mA}$	1.65 V	1.2		
	$I_{OH} = -4 \text{ mA}$	2.3 V	1.9		
V <sub>OH</sub>	1 - 6 mA	2.3 V	1.7		V
	$I_{OH} = -6 \text{ mA}$	3 V	2.4		
	$I_{OH} = -8 \text{ mA}$	2.7 V	2		
	$I_{OH} = -12 \text{ mA}$	3 V	2		
	$I_{OL} = 100  \mu A$	1.65 V to 3.6 V		0.2	
	I <sub>OL</sub> = 2 mA	1.65 V		0.45	
	I <sub>OL</sub> = 4 mA	2.3 V		0.4	
V <sub>OL</sub>	I 6 m A	2.3 V		0.55	V
	I <sub>OL</sub> = 6 mA	3 V		0.55	
	I <sub>OL</sub> = 8 mA	2.7 V		0.6	
	I <sub>OL</sub> = 12 mA	3 V		0.8	
I <sub>I</sub>	$V_I = V_{CC}$ or GND	3.6 V		±5	μΑ
	V <sub>I</sub> = 0.58 V	1 CE V	25		
	V <sub>I</sub> = 1.07 V	1.65 V	-25		
	V <sub>I</sub> = 0.7 V	221/	45		
I <sub>I(hold)</sub>	V <sub>I</sub> = 1.7 V	2.3 V	-45		μΑ
	V <sub>1</sub> = 0.8 V	0.14	75		
	V <sub>I</sub> = 2 V	3 V	-75		
	$V_1 = 0 \text{ to } 3.6 \text{ V}^{(2)}$	3.6 V	,	±500	
I <sub>OZ</sub> (3)	$V_O = V_{CC}$ or GND	3.6 V		±10	μΑ
I <sub>CC</sub>	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		40	μΑ
Δl <sub>CC</sub>	One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V		750	μА
C <sub>i</sub> Control inputs	$V_{I} = V_{CC}$ or GND	3.3 V	5		pF
C <sub>io</sub> A or B ports	$V_O = V_{CC}$ or GND	3.3 V	8.5		pF

All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to (2)

<sup>(3)</sup> For I/O ports, the parameter  $I_{OZ}$  includes the input leakage current.





#### **TIMING REQUIREMENTS**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			V <sub>CC</sub> =	1.8 V	V <sub>CC</sub> = ± 0.2	2.5 V 2 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = ± 0.	3.3 V 3 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock freque	ency		(1)		95		115		135	MHz
t <sub>w</sub>	Pulse duration	on, CLK high or low	(1)		5.2		4.3		3.3		ns
		A data before CLK↑	(1)		1.4		1.4		1		
		B data before CLK↑	(1)		1.6		1.5		1.1		
t <sub>su</sub>	Setup time	SEL before CLK↑	(1)		0.8		1.1		1.3		ns
		CLKENA1 or CLKENA2 before CLK↑	(1)		0.8		1		0.8		
		OE before CLK↑	(1)		1.7		1.6		1.2		
		A data after CLK↑	(1)		0.9		0.9		1.2		
		B data after CLK↑	(1)		0.8		0.6		1		
t <sub>h</sub>	Hold time	SEL after CLK↑	(1)		1.1		0.8		1.7		ns
		CLKENA1 or CLKENA2 after CLK↑	(1)		1.4		1		1.6		
		OE after CLK↑	(1)		0.9		0.8		1.2		

<sup>(1)</sup> This information was not available at the time of publication.

#### **SWITCHING CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	V <sub>CC</sub> = '	1.8 V	V <sub>CC</sub> = ± 0.2	2.5 V 2 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = : ± 0.3	3.3 V 3 V	UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			(1)		95		115		135		MHz
	CLK	В		(1)	2.3	7.7		6.9	2.2	5.8	20
L <sub>pd</sub>	CLK	A		(1)	1.9	6.4		5.8	2	5.2	ns
	CLK	В		(1)	2.5	7.7		6.9	2.3	5.8	
t <sub>en</sub>	CLK	A		(1)	2.2	6.7		6	2.1	5.3	ns
	CLK	В		(1)	3.3	8.1		6.7	2.4	6	
t <sub>dis</sub>	CLK	Α		(1)	2.7	8		6.2	2.1	6	ns

<sup>(1)</sup> This information was not available at the time of publication.

### **OPERATING CHARACTERISTICS**


 $T_A = 25^{\circ}C$ 

	PARAMETER		TEST	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT	
	FARAMETER		CONDITIONS	TYP	TYP	TYP	UNIT	
	Dower dissinction consistence	Outputs enabled	C 0 f 10 MH=	(1)	142	172	pF	
Cpc	Power dissipation capacitance	Outputs disabled	$C_L = 0, f = 10 \text{ MHz}$		115	129	ρг	

<sup>(1)</sup> This information was not available at the time of publication.

SCES0500-AUGUST 1995-REVISED SEPTEMBER 2004


#### PARAMETER MEASUREMENT INFORMATION



S1
Open V <sub>LOAD</sub> GND

LOAD CIRCUIT

V <sub>CC</sub>	IN	PUT	V	\ ,	)	В	$oldsymbol{V}_\Delta$	
	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	R <sub>L</sub>		
1.8 V ± 0.15 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V	
2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	500 Ω	0.15 V	
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{\Omega} = 50 \Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



## **PACKAGE OPTION ADDENDUM**

24-Aug-2014

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins Pa	ackage	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74ALVCHR16269ALG4	ACTIVE	SSOP	DL	56		TBD	Call TI	Call TI	-40 to 85		Samples
SN74ALVCHR16269AL	OBSOLETE	SSOP	DL	56		TBD	Call TI	Call TI	-40 to 85		

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## **PACKAGE OPTION ADDENDUM**

24-Aug-2014

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# DL (R-PDSO-G56)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <a href="https://www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="https://example.com/omap">e2e.ti.com/omap</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>