- 0 /0 /0

The S-24CS01A/02A/04A/08A is a 2-wired, low power and wide range operation 1-Kbit, 2-Kbit, 4-Kbit and 8-Kbit E^2 PROM organized as 128 words \times 8 bits, 256 words \times 8 bits, 512 words \times 8 bits and 1024 words \times 8 bits in each.

Page write and sequential read are available.

 $_{CC}$ = 2.55 to 5.5 V, at -40 to +85°C)

• Write disable function when power supply voltage is low

• Endurance: 10^7 cycles/word* (at +25

10⁷ cycles/word^{*} (at +25 6) 10⁶ cycles/word^{*} (at +85 6)

 3×10^5 cycles/word (at +105-5)

* . For each

• Data retention: 10 years (after rewriting +85°C)


S-24CS01A: 1 Kbit
S-24CS02A: 2 Kbit
S-24CS04A: 4 Kbit
S-24CS08A: 8 Kbit


• High-temperature operation: +105°C Max. supported

(Only S-24CS0xAFJ-TBH-G, S-24CS0xAFT-TBH-G)

• Write protection: 100%

• Lead-free product





* . Connect

See Dimensions for details or ... package drawings.


SNT-8A Top view

S-24CS02AFT-TB-G S-24CS02AFT-TBH-G

S-24CS04AFT-TB-G S-24CS04AFT-TBH-G S-24CS08AFT-TB-1G S-24CS08AFT-TBH-1G


Pin No.	Symbol	Description				
1	A0	Address input (No connection in S-24CS04A*)				
2	A1	Address input				
3	A2	Address input				
4	GND	Ground				
5	SDA	Serial data input / output				
6	SCL	Serial clock input				
7	WP	Write protection input Connected to V _{CC} : Protection valid Connected to GND: Protection invalid				
8	VCC	Power supply				

* . Connect OND





Item	Symbol	Conditions	_	40 to +85°	С	+8	Unit		
ileiri	Symbol	Coriditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Oi III
Power supp Voltage	Vcc	Read Operation	1.8		5.5	4.5	_	5.5	V
Power supp voltage V _{Ct}	V CO	Write Operation	2.55		5.5	4.5	_	5.5	٧
		V_{CC} =4.5 to 5.5 V	$0.7\times V_{CC}$		V_{CC}	$0.7 \times V_{CC}$	_	V_{CC}	٧
High hour put voltage		V_{CC} =2.55 to 4.5 V	0.7×V _{CC}		V_{CC}	_	_	_	٧
		V_{CC} =1.8 to 2.55 V	0.8×V _{CC}		V_{CC}	_	_	_	V
		_C =4.5 to 5.5 V	0.0		0.3×V _{CC}	0.0	_	0.3×V _{CC}	٧
		_C =2.55 to 4.5 V	0.0		0.3×V _{CC}	_	_	_	V
		_C =1.8 to 2.55 V	0.0		0.2×V _{CC}	_	_	_	V



Item	Symbol	Operation temperature	Min.	Тур.	Max.	Unit
Endurance	N	–40 to +85°C	10 ⁶	_	_	cycles / word*
Endurance	N _W	+85 to +105°C	3×10 ⁵	_	_	cycles / word*


^{* .} For each




				-40 to +85°C								+85			
		onditions	V_{CC} =4.5 to 5.5 V f = 400 kHz		$V_{CC}=2.7 \text{ to } 4.5 \text{ V}^*$ f = 100 kHz		$V_{CC} = 1.0$ f = 100 kHz			$_{C}$ =4.5 to 5.5 V f = 350 kHz			Unit		
			Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	
Current consumption (READ)	I _{CC1}	_		_	0.8	_	_	0.3	_	_	0.2		_	0.8	mA
Current consumption (WRITE)	I _{CC2}	_		_	4.0	_	_	1.5	_	_			_	4.0	mA


* . V_{CC}=2.5

-															
			−40 to +85°C										+10	+105°C	
Item	Symbol	Conditions	V _{CC} =	4.5 to	5.5 V	V _{CC} =2	2.55 to	4.5 V	V _{CC} =	1.8 to 2	2.55 V	V _{CC} =	4.5 to	5.5 V	Unit
			Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	
Standby current consumption	I _{SB}	V _{IN} =V _{CC} or GND	_	_	2.0	_	_	2.0	_	_	2.0	_	_	2.0	μА
Input leakage current	I _{LI}	V_{IN} =GND to V_{CC}	_	0.1	1.0	_	0.1	1.0	_	0.1	1.0	_	0.1	1.0	μΑ
Output leakage current	I _{LO}	V_{OUT} =GND to V_{CC}		0.1	1.0		0.1	1.0		0.1	1.0		0.1	1.0	μΑ
Low lovel output voltage	\/	I _{OL} =3.2 mA		_	0.4		_	0.4		_	_	_	_	0.4	V
Low level output voltage	Low level output voltage V _{OL}	I _{OL} =1.5 mA			0.3			0.3			0.5			0.3	V
Current address hold voltage	V _{AH}	_	1.5	_	5.5	1.5	_	4.5	1.5	_	2.55	1.5	_	5.5	V



							1							
					-40) to +8	5°C					10)5°C	
Item	Symbol	V _{CC} =	4.5 to	5.5 V	V _{CC} =2	2.55 to	4.5 V	V _{CC} =1	.8 to 2	2.55 V	V _{CC} =	4.5 to	5.5 V	Unit
		Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	
SCL clock frequency	f _{SCL}	0	_	400	0	_	400	0		100	0	_	350	kHz
SCL clock time L	t _{LOW}	1.0			1.0		_	4.7		_	1.1			μs
SCL clock time H	t _{HIGH}	0.9			0.9		_	4.0		_	1.0			μs
SDA output delay time	t _{AA}	0.1		0.9	0.1		0.9	0.1		3.5	0.1		1.0	μs
SDA output hold time	t _{DH}	50			50		_	100		_	50			ns
Start condition setup time	t _{SU.STA}	0.6			0.6		_	4.7		_	0.6			μs
Start condition hold time	t _{HD.STA}	0.6			0.6		_	4.0		_	0.6			μs
Data input setup time	t _{SU.DAT}	100			100		_	200		_	100			ns
Data input hold time	t _{HD.DAT}	0			0		_	0		_	0	_		ns
Stop condition setup time	t _{SU.STO}	0.6			0.6		_	4.0		_	0.6			μs
SCL, SDA rising time	t_R	_		0.3	_		0.3	1		1.0	_		0.3	μs
SCL, SDA falling time	t_{F}	_		0.3	_		0.3			0.3	_	_	0.3	μs
Bus release time	t _{BUF}	1.3			1.3		_	4.7		_	1.3	_		μs
Noise suppression time	t _l	_	_	50	_	_	100	_	_	100	_	_	50	ns





The slave address is assigned necting pins

One of the cight different place can be seen

The slave address is assigned and necting pins and necting pins one of the eight different slave address can be assigned to the eight diff

The slave address is assigned by connecting pins A1 and A2 to the GND or to the V_{CC} respectively. One of the four different slave address can be assigned to the S-24CS04A by the combination of pins A1 and A2.

The slave address assigned by σ acting the A2 pin to the GND or to the V_{CC} respectively. The two different slave as the S-24CS08A by A2 pin.

The given the slave address transmitted from the master device, is used to select in the slave address transmitted from the master device, is need to select in the slave address input pin should be needed to the slave address input pin should be needed to the slave address transmitted from the master device, is needed to the slave address transmitted from the master device, is needed to the slave address transmitted from the master device, is needed to the slave address input pin should be needed to the slave address input pin should be needed to the slave address input pin should be needed to the slave address input pin should be needed to the slave address input pin should be needed to the slave address input pin should be needed to the slave address input pin should be needed to the slave address input pin should be needed to the slave address input pin should be needed to the slave address input pin should be needed to the slave address input pin should be needed to the slave address input pin should be needed to the slave address input pin should be needed to the slave address input pin should be needed to the slave address input pin should be needed to the slave address input pin should be needed to the slave address in th


(ut-ut -

The SDA pin is an analysis of a signal input pin and an input pin an input pin and an input pin and an input pin and an input pin a

The SDA disdainy panea up to the V_{CC}, and OR-wired with other open-drain or open-collector output

sed for serial clock input. Since signals are processed at the rising or falling edge of the social clock input signal, attention should be paid to the rising time and falling time to conform to the specifications.


n is enabled by connecting the WP pin to the V_{CC} . When there is no need for write the pin to the GND.




Stop is identified by a low to high transition of the SDA line while the SCL line is stable at high.

When a device receives a stop condition during a read sequence, the read operation is interrupted, and the device enters stated by mode.


When a device ceiv a stop condition during a write sequence, the reception of the write data is halted, and the E²PROI sitial a write cycle.





The unit of data transmission is 8 bits. During the 9th clock cycle period the receiver on the bus pulls down the SDA line to acknowledge the receipt of the 8-bit data.

When an internal write cycle is in progress, the device does not generate an acknowledge.



n, the master device on the system generates a start condition to the bus line. Next, ds 7-bit device address and a 1-bit read / write instruction code on to the SDA bus. bits of the device address are called the "Device Code", and are fixed to "1010".


In S-24CS01A/02A, successive 3 bits are called the "Slave Address". These 3 bits are used to identify a device on the system bus and are compared with the predetermined value which is defined by the address input pins (A0, A1 and A2). When the comparison result matches, the slave device responds with an acknowledge during the 9th clock cycle.


In S-24CS04A, successive 2 bits are called the "Slave Address". These 2 bits are used to identify a device on the system bus and are compared with the predetermined value which is defined by the address input pins (A1 and A2). When the comparison result matches, the slave device responds with an acknowledge during the 9th clock cycle.

The successive 1 bit (P0) is used to define a page address and choose the two 256-byte memory blocks (Address 000h to 0FFh and 100h to 1FFh).

In S-24CS08A, successive 1 bit is called the "Slave Addrdess". This 1 bit is used to identify a device on the system bus and is compared with the predetermined value which is defined by the address input pin (A2). When the comparison result matches, the slave device responds with an acknowledge during the 9th clocks cycle.

The successive 2 bits (P1 and P0) are used to define a page address and choose the four 256-byte memory blocks (Address 000h to 0FFh, 100h to 1FFh, 200h to 2FFh and 300h to 3FFh).






ADR INC (ADDRESS INCREMENT)


s up to 8 bytes to be written in a single write operation in the \$-24CS01A/02A a single write operation in the S-24CS04A/08A.

pcedure is the same as that in the "Byte Write". But instead of generating a ansmits 8-bit write data up to 8 bytes before the page write.


s a 7-bit device address and a 1-bit read / write instruction code set to "0", it generates an acknowledge. Then the E²PROM receives an 8-bit word address, and responds with an acknowledge, it receives 8-bit write data corresponding to the next word address and generates an acknowledge. The E²PROM repeats reception of 8-bit write data and generation of acknowledge in succession. The E²PROM can receive as many write data as the maximum page size.


Receiving a stop condition initiates a write cycle of the area starting from the designated memory address and having the page size equal to the received write data.






max.). If the WP pin changes during this time, the address data being written at this time is not guaranteet








The master device can read the data at the memory address of the current address pointer without assigning the word address as a result, when it recognizes the position of the address pointer in the E²PROM. This is called "Current Address Read".

In the following the address counter in the E²PROM is assumed to be "n".

When the E²PROM receives a 7-bit device address and a 1-bit read / write instruction code set to "1" following a start condition, it responds with an acknowledge. However, the page address (P0) in S-24CS04A and the page address (P1 and P0) in S-24CS08A become invalid and the memory address of the current address pointer becomes valid.

Next an 8-bit data at the address "n" is sent from the E^2PROM synchronous to the SCL clock. The address counter is incremented at the falling edge of the SCL clock for the 8th bit data, and the content of the address counter becomes n+1.

The master device outputs stop condition not an acknowledge ,the reading of E²PROM is ended.



Attention should be paid to the following point on the recognition of the address power in the E²PROM. In the read operation the memory address counter in the E²PROM is automatically incremented at every falling edge of the SCL clock for the 8th bit of the output data. In the write operation, on the other hand, the upper bits of the memory address (the upper bits of the word address and page address) are left unchanged and are not incremented at the falling edge of the SCL clock for the 8th bit of the received data.

- * . S-24 CS 44 (004) in the word address.
 - S-24 CS04A is the upper control address and the page address P0.
 - S-24 CS08A is the upper 4 bits or the vord address and the page address P1 and P0.

Random read is used to read the data at an arbit.


A dummy write is performed to load the memory add.

When the E²PROM receives a 7-bit device address a following a start condition, it responds with an acknowled

When the E²PROM receives a 7-bit device address and solve ode set to "0" following a start condition, it responds with an acknowledge. The E²PROM then receives an 8-bit word address and responds with an acknowledge. The memory address is loaded to the address counter in the E²PROM by these operations. Reception of write data does not follow in a dummy write whereas reception of write data follows in a byte write and in a page write.

Since the memory address is loaded into the memory address counter by dummy write, the master device can read the data starting from the arbitrary memory address by transmitting a new start condition and performing the same operation in the current address read.


That is, when the E²PROM receives a 7-bit device address and a 1-bit read / write instruction code set to "1", following a start condition signal, it responds with an acknowledge. Next, 8-bit data is transmitted from the E²PROM in synchronous to the SCL clock. The master device outputs stop condition not an acknowledge, the reading of E²PROM is ended.




eceives a 7-bit device address and a 1-bit read / write instruction code set to "1" tion both in current and random read operations, it responds with an acknowledge. sent from the E²PROM synchronous to the SCL clock and the address counter is automatically incremented at the falling edge of the SCL clock for the 8th bit data.

When the master device responds with an acknowledge, the data at the next memory address is transmitted. Response with an acknowledge by the master device has the memory address counter in the E²PROM incremented and makes it possible to read data in succession. This is called "Sequential Read". The master device at the possible to read data in succession. The reading of E²PROM is ended.

Data can be read in accession in the sequential read mode. When the memory address counter reaches the last word address counter to the first memory address.







- p resiste to enable the functions.

 Normal communication cannot be provided without a pall-up resistor.
- DM is connected to a tri-state output pin of the microprocessor, prevent a high impedance status from being input to the SCL
- This protects the LinkOM from malfunction due to an undefined output (high impedance) from the tristate pin when the microprocessor is reset when the voltage drops.

The I/O pins of this IC do include pull-up and pull-down resistors. The SDA pin is an open-drain output. The following shows the equation of this IC do include pull-up and pull-down resistors. The SDA pin is an open-drain output.




. /u t



/04A/08A does not have a pin for resetting (the internal circuit), therefore, the orcibly reset externally. If a communication interruption occurs in the E²PROM, it vare.

reset signal is input to the microprocessor, the internal circuit of the E²PROM is not reset as long as the stop condition is not input to the E²PROM. In other words, the E²PROM retains the same status and cannot shift to the next operation. This symptom applies to the case when only the microprocessor is reset when the power supply voltage drops. With this status, if the power supply voltage is restored, reset the E²PROM (after matching the phase with the microprocessor) and input an instruction. The following shows this reset method.


The E²PROM can be reset by the start and stop instructions. When the E²PROM is reading data "0" or is outputting the acknowledge signal, 0 is output to the SDA line. In this status, the microprocessor cannot output an instruction to the SDA line. In this case, terminate the acknowledge output operation or read operation, and then input austart instruction. shows this procedure. First, input the start condition. Then transmit 9 clocks (dummy clocks) of SCL. During this time, the microprocessor sets the SDA line to high level. By this operation, the E²PROM interrupts the acknowledge output operation or data output, so input the start condition to the E²PROM. Normal operation is then possible.



* . After 9 The first of the second state of SCL clock continues to be output without a start condition being input, a write of the second start condition to prevent this, input a start condition after 9 clocks (during clocks).

It is recommended to perform the above reset using dummy clocks when the system is initialized after the power supply voltage has been raised.

t



puilt-in power-on-clear circuit that initializes the E²PROM. Unsuccessful initialization may cause a manufaction. For the power-on-clear circuit to operate normally, the following conditions must be satisfied for raising the power supply voltage.


Raise the power supply voltage, at 0.2 V maximum, so that the voltage reaches the power supply voltage to be used within the time defined by ut_{RISE} as shown in .

For example, when the power supply voltage to be used is 5.0 V, t_{RISE} is 200 ms as shown in The power supply voltage must be raised within 200 ms.


w

У.

u



- * . t_{INIT} is the time required to init time = PROM. No instructions are accepted during his time.




When initialization is successfully completed via the power-on-clear circuit the E²PROM enters the standby status.

If the power-on-clear circuit does operate, the following are the possible causes.

- (1) Because the E²PROM it is itialized, an instruction formerly input is valid or an instruction may be inappropriate to the second or an instruction is case, writing may be performed.
- (2) The voltage may have dropped due to power off while the E²PROM is being accessed. Even if the microproper for its reset due to the low power voltage, the E²PROM may malfunction unless the power-on-clear peration conditions of E²PROM are satisfied. For the power-on-clear operation conditions of E²PROM, refer to **u y t**


If the power-on-clear circuit does not operate, match the phase (Leset) so that the internal E²PROM circuit is normally reset. The statuses of the E²PROM immediately after the power-on-clear circuit operates and when phase is matched (reset) are the same.



0)


e E²PROM are changed at the same time, it is necessary to prevent the start/stop nistakenly recognized due to the effect of noise. If a start/stop condition is mistakenly munication, the E²PROM enters the standby status.

hat SDA is delayed from the falling edge of SCL by $0.3~\mu s$ minimum in the S-24CS01A/02A/04A/08A. This is to prevent time lag caused by the load of the bus line from generating the stop (or start) condition.



The S-24CS01A/02A/04A/08A includes a built-in low-pass filter to suppress noise at the SDA and SCL pins. This means that if the power supply voltage is 5.0 V, noise with a pulse width of 160 ns or less can be suppressed.







Absolute maximum ratings. Exceeding the supply voltage rating can cause latch-up.


Operations with moisture on the E^2PROM pins may occur malfunction by short-circuit between pins. Especially, in occasions like picking the E^2PROM up from low temperature tank during the evaluation. Be sure that not remain frost on E^2PROM pin to prevent malfunction by short-circuit.


Also attention should be paid in using on environment, which is easy to dew for the same reason.





sibility for any and all disputes arising out of or in connection with any infringement of the products including this IC upon patents owned by a third party.






















TITLE	DIP8-F-PKG D ⁱ mens ⁱ ons				
No.	DP008-F-P-SD-3.0				
SCALE					
UNIT	mm				
Se ^j ko Instruments Inc.					
,	oerko ilistrallielles IIIc. –				














No. FT008-E-R-SD-1.0

TITLE					
No.					
SCALE					
UNIT	mm				
Seiko Instruments Inc.					







- The information described herein is subject to change without notice.
- Seiko Instruments Inc. is not responsible for any problems caused by circuits or diagrams described herein whose related industrial properties, patents, or other rights belong to third parties. The application circuit examples explain typical applications of the products, and do not guarantee the success of any specific mass-production design.
- When the products described herein are regulated products subject to the Wassenaar Arrangement or other agreements, they may not be exported without authorization from the appropriate governmental authority.
- Use of the information described herein for other purposes and/or reproduction or copying without the express permission of Seiko Instruments Inc. is strictly prohibited.
- The products described herein cannot be used as part of any device or equipment affecting the human body, such as exercise equipment, medical equipment, security systems, gas equipment, or any apparatus installed in airplanes and other vehicles, without prior written permission of Seiko Instruments Inc.
- Although Seiko Instruments Inc. exerts the greatest possible effort to ensure high quality and reliability, the failure or malfunction of semiconductor products may occur. The user of these products should therefore give thorough consideration to safety design, including redundancy, fire-prevention measures, and malfunction prevention, to prevent any accidents, fires, or community damage that may ensue.