

ISL97656

Step-Up Regulator with 4A Integrated Switch

FN6439  
Rev 6.00  
July 19, 2012

The ISL97656 is a high frequency, high efficiency current mode control non-synchronous step-up voltage regulator operated at constant PWM switching frequency. It has an internal 4.0A, 120mΩ Low side MOSFET and can deliver high output current and efficiency over 90%. The selectable 640kHz and 1.22MHz switching frequency allows use of smaller inductor and faster transient response. An external compensation pin gives the user flexibility in setting frequency compensation allowing the use of low ESR ceramic output capacitors.

When in shut down mode, ISL97656 draws current <1μA and can operate at as low as 2.2V input. These features along with higher switching frequency allows use of tiny external components and makes it an ideal device for portable equipment and TFT-LCD displays.

The ISL97656 is available in a 10 Ld TDFN package with a maximum height of 1.1mm. The device is specified for operation over the full -40°C to +85°C temperature range.

Ordering Information

PART NUMBER (Notes 1, 2, 3)	PART MARKING	PACKAGE (Pb-Free)	PKG. DWG. #
ISL97656IRTZ	656Z	10 Ld TDFN	L10.3x3B

NOTES:

1. Add "-T\*" suffix for tape and reel. Please refer to [TB347](#) for details on reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for [ISL97656](#). For more information on MSL please see techbrief [TB363](#).

Features

- 4.0A, Low r<sub>DS(ON)</sub> Integrated Low Side MOSFET
- +2.2V to +6.0V Operating Input Voltage Range
- +1.1\*VIN to +24V Output Voltage Range
- 640kHz or 1.22MHz Switching Frequency
- Higher Efficiency and Better Thermal Performance
- Adjustable Soft-Start
- Internal Thermal Protection
- 0.8mm Maximum Height 10 Ld TDFN Package
- Pb-Free (RoHS Compliant)
- Halogen Free

Applications

- Portable Equipment, Digital Cameras
- TFT-LCD Displays, DSL Modems
- PCMCIA Cards, GSM/CDMA Phones

Pin Configuration

ISL97656  
(10 LD TDFN)  
TOP VIEW





FIGURE 1. TYPICAL APPLICATION CIRCUIT

**Absolute Maximum Ratings** ( $T_A = +25^\circ\text{C}$ )

Temperature Under Bias	-40°C to +85°C
Storage Temperature	-65°C to +150°C
Terminal Voltage with Respect to GND:	
VIN to GND	6.5V
LX to GND	26V
COMP, FB, EN, SS, FREQ to GND	-0.3V to (VIN + 0.3V)
Maximum Continuous Junction Temperature	+135°C
ESD Rating (JEDEC)	
Human Body Model	2kV
Machine Model	200V
Charged Device Model	1.2kV

**Thermal Information**

Thermal Resistance (Typical)	$\theta_{JA}$ ( $^\circ\text{C}/\text{W}$ )	$\theta_{JC}$ ( $^\circ\text{C}/\text{W}$ )
10 Ld TDFN Package (Notes 4, 5)	53	3
Pb-Free Reflow Profile	see link below <a href="http://www.intersil.com/pbfree/Pb-FreeReflow.asp">http://www.intersil.com/pbfree/Pb-FreeReflow.asp</a>	

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

**NOTES:**

- $\theta_{JA}$  is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief [TB379](#) for details.
- For  $\theta_{JC}$ , the "case temp" location is the center of the exposed metal pad on the package underside.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$


**Electrical Specifications**  $V_{IN} = 3\text{V}$ ,  $V_{OUT} = 12\text{V}$ ,  $I_{OUT} = 0\text{mA}$ ,  $\text{FREQ} = \text{GND}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ , unless otherwise specified. **Boldface limits apply over the operating temperature range,  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ .**

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNIT
$I_{DD\text{-SHDN}}$	Shutdown Supply Current	EN = 0V		0.1	<b>5</b>	$\mu\text{A}$
$I_{DD\text{-STDBY}}$	Standby Supply Current	EN = VIN, FB = 1.3V		0.7		mA
$I_{DD\text{-ACTIVE}}$	Active Supply Current	EN = VIN, FB = 1.0V		3	5	mA
$V_{FB}$	Feedback Voltage		<b>1.22</b>	1.24	<b>1.26</b>	V
$I_{DD\text{-FB}}$	Feedback Input Bias Current			0.01	<b>0.5</b>	$\mu\text{A}$
VIN	Input Voltage Range		<b>2.2</b>		<b>6.0</b>	V
$D_{\text{MAX}} - 640\text{kHz}$	Maximum Duty Cycle	FREQ = 0V	<b>85</b>	92		%
$D_{\text{MAX}} - 1.2\text{MHz}$	Maximum Duty Cycle	FREQ = VIN	<b>85</b>	90		%
$I_{\text{LIM}}$	Current Limit - Max Peak Input Current		<b>3.8</b>	4.0	<b>5.1</b>	A
$I_{\text{EN}}$	EN pin Input Bias Current	EN = 0V		0.01	<b>0.5</b>	$\mu\text{A}$
$r_{\text{DS(ON)}}$	Switch ON Resistance	VIN = 2.7V, $I_{\text{LX}} = 1\text{A}$		0.12		$\Omega$
$I_{\text{LX-LEAK}}$	Switch Leakage Current	VSW = 26V		0.01	3	$\mu\text{A}$
$\Delta V_{\text{OUT}}/\Delta V_{\text{IN}}$	Line Regulation	$2.2\text{V} < V_{\text{IN}} < 5.5\text{V}$ , $V_{\text{OUT}} = 12\text{V}$		0.2		%
$\Delta V_{\text{OUT}}/\Delta I_{\text{OUT}}$	Load Regulation	$V_{\text{IN}} = 3.3\text{V}$ , $V_{\text{OUT}} = 12\text{V}$ , $I_{\text{O}} = 30\text{mA}$ to $200\text{mA}$		0.3		%
FOSC1	Switching Frequency Accuracy	FREQ = 0V	<b>500</b>	640	<b>740</b>	kHz
FOSC2	Switching Frequency Accuracy	FREQ = VIN	<b>1000</b>	1220	<b>1500</b>	kHz
$V_{\text{IL}}$	EN, FREQ pin Input Low Level				<b>0.5</b>	V
$V_{\text{IH}}$	EN, FREQ pin Input High Level		<b>1.5</b>			V
$g_{\text{M}}$	Error Amp Transconductance		<b>70</b>	130	<b>250</b>	$\mu\text{A}/\text{V}$
VINUVLO	VIN UVLO Threshold rising		<b>2.00</b>	2.10	<b>2.20</b>	V
VINUVLO-HYST	VIN UVLO Hysteresis			50		mV
$I_{\text{SS}}$	Soft-Start Charge Current		<b>2.5</b>	4.5	<b>7.5</b>	$\mu\text{A}$
TOTP	Over-Temperature Protection			150		$^\circ\text{C}$

**NOTE:**

- Parameters with MIN and/or MAX limits are 100% tested at  $+25^\circ\text{C}$ , unless otherwise specified. Temperature limits established by characterization and are not production tested.

## Block Diagram



## Pin Descriptions

PIN NUMBER	PIN NAME	DESCRIPTION
1	COMP	Compensation pin. Output of the internal error amplifier. Capacitor and resistor from COMP pin to ground.
2	FB	Voltage feedback pin. Internal reference is 1.24V nominal. Connect a resistor divider from $V_{OUT}$ . $V_{OUT} = 1.24V (1 + R_1/R_2)$ . See "Typical Application Circuit" on page 1.
3	EN	Enable control pin. Pull the pin high to turn the device ON.
4, 5	GND	Power Ground.
6, 7	LX	Power switch pin. Connected to the drain of the internal power MOSFET.
8	VIN	Analog power supply input pin.
9	FREQ	Frequency select pin. When FREQ pin is set low, switching frequency is set to 640kHz when set high switching frequency is set to 1.22MHz.
10	SS	Soft-start control pin. Connect a capacitor to control the converter output slew rate.

## Performance Curves




FIGURE 2.  $V_{OUT} = 5V$  EFFICIENCY




FIGURE 3.  $V_{OUT} = 5V$  EFFICIENCY




FIGURE 4.  $V_{OUT} = 9V$  EFFICIENCY




FIGURE 5.  $V_{OUT} = 9V$  EFFICIENCY




FIGURE 6.  $V_{OUT} = 12.3V$  EFFICIENCY




FIGURE 7.  $V_{OUT} = 12.3V$  EFFICIENCY

## Performance Curves (Continued)




FIGURE 8.  $V_{IN} = 5V$ , LOAD REGULATION




FIGURE 9.  $V_{IN} = 3.3V$ , LOAD REGULATION




FIGURE 10. LINE REGULATION




FIGURE 11.  $V_{IN} = 3.3V, V_O = 12V, f_{SW} = 640kHz$ , TRANSIENT RESPONSE




FIGURE 12.  $V_{IN} = 3.3V, V_O = 12V, f_{SW} = 1.22MHz$ , TRANSIENT RESPONSE

## Applications Information

The ISL97656 is a high frequency, high efficiency boost regulator operated at constant frequency PWM mode. The boost converter stores energy from an input voltage source and delivers higher output voltage. The input voltage range is 2.2V to 6.0V and the output voltage range is 5V to 25V. The switching frequency can be selected between 640kHz and 1.22MHz. The higher switching frequency allows use of smaller inductors and faster transient response. An external compensation pin gives the user greater flexibility in setting output transient response and tighter load regulation. The converter soft-start characteristic can be controlled by the external  $C_{SS}$  capacitor. The EN pin allows the user to shut down the device.

### Boost Converter Operations

Figure 13 shows a boost converter with all the key components. In steady state and continuous conduction mode, the boost converter operates in two cycles. During the first cycle, as shown in Figure 14, the internal power FET turns on and the Schottky diode is reverse biased and cuts off the current flow to the output. The output current is supplied from the output capacitor. The voltage across the inductor is  $V_{IN}$  and the inductor current ramps up with a rate of  $V_{IN}/L$ , where  $L$  is the inductance. The inductor is magnetized and energy is stored in the inductor. The change in inductor current is shown in Equation 1:

$$\Delta I_{L1} = \Delta T1 \times \frac{V_{IN}}{L}$$

$$\Delta T1 = \frac{D}{f_{SW}}$$

$D$  = Duty Cycle

$$\Delta V_O = \frac{I_{OUT}}{C_{OUT}} \times \Delta T1 \quad (\text{EQ. 1})$$

During the second cycle, the power FET turns off and the Schottky diode is forward biased, (see Figure 15). The energy stored in the inductor is supplied to the output. This energy is used to charge the output capacitor and supply output current. In this cycle switching node (LX) is held to  $V_{OUT}$  + Schottky diode drop. Voltage drop across the inductor is  $V_{IN} - V_{OUT}$  (ignoring diode drop across Schottky diode). The change in inductor current during the second cycle is shown in Equation 2:

$$\Delta I_L = \Delta T2 \times \frac{V_{IN} - V_{OUT}}{L}$$

$$\Delta T2 = \frac{1-D}{f_{SW}} \quad (\text{EQ. 2})$$

In steady state operation, the change in the inductor current must be equal as shown in Equation 3.

$$\Delta I1 + \Delta I2 = 0$$

$$\frac{D}{f_{SW}} \times \frac{V_{IN}}{L} + \frac{1-D}{f_{SW}} \times \frac{V_{IN} - V_{OUT}}{L} = 0$$

$$\frac{V_{OUT}}{V_{IN}} = \frac{1}{1-D} \quad (\text{EQ. 3})$$




FIGURE 13. BOOST CONVERTER




FIGURE 14. BOOST CONVERTER - CYCLE 1, POWER SWITCH CLOSED




FIGURE 15. BOOST CONVERTER - CYCLE 2, POWER SWITCH OPEN

### Output Voltage

An external feedback resistor divider is required to divide the output voltage down to the nominal 1.24V reference voltage. The current drawn by the resistor network should be limited to maintain the overall converter efficiency. The maximum value of the resistor network is limited by the feedback input bias current and the potential for noise being coupled into the feedback pin. A resistor network less than 100k is recommended. The boost converter output voltage is determined by the relationship as shown in Equation 4. The nominal VFB voltage is 1.24V.

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R_1}{R_2}\right) \quad (\text{EQ. 4})$$

## Inductor Selection

The inductor selection determines the output ripple voltage, transient response, output current capability and efficiency. Its selection depends on the input voltage, output voltage, switching frequency and maximum output current. For most applications, the inductance should be in the range of 2μH to 33μH. The inductor maximum DC current specification must be greater than the peak inductor current required by the regulator. The peak inductor current can be calculated using Equation 5:

$$I_{L(PEAK)} = \frac{I_{OUT} \times V_{OUT}}{V_{IN}} + 1/2 \times \frac{V_{IN} \times (V_{OUT} - V_{IN})}{L \times V_{OUT} \times FREQ} \quad (EQ. 5)$$

## Output Capacitor

Low ESR capacitors should be used to minimize the output voltage ripple. Multilayer ceramic capacitors (X5R and X7R) are preferred for the output capacitors because of their lower ESR and small packages. Tantalum capacitors with higher ESR can also be used. The output ripple can be calculated using Equation 6:

$$\Delta V_O = \frac{I_{OUT} \times D}{f_{SW} \times C_O} + I_{OUT} \times ESR \quad (EQ. 6)$$

For noise sensitive applications, a 0.1μF placed in parallel with the larger output capacitor is recommended to reduce the switching noise coupled from the LX switching node.

## Schottky Diode

In selecting the Schottky diode, the reverse break-down voltage, forward current and forward voltage drop must be considered for optimum converter performance. The diode must be rated to handle 4.0A, the current limit of the ISL97656. The breakdown voltage must exceed the maximum output voltage. Low forward voltage drop, low leakage current, and fast reverse recovery will help the converter to achieve the maximum efficiency.

## Input Capacitor

The value of the input capacitor depends on the input and the output voltages, maximum output current, inductor value and maximum permissible noise fed back in the input line. For most applications, a minimum 10μF is required. For applications that run close to the maximum output current limit, an input capacitor in the range of 22μF to 47μF is recommended.

The ISL97656 is powered from the VIN. A High frequency 0.1μF bypass capacitor is recommended to be close to the VIN pin to reduce supply line noise and ensure stable operation.

## Loop Compensation

The ISL97656 incorporates a transconductance amplifier in its feedback path to allow the user some adjustment on the transient response and better regulation. The ISL97656 uses current mode control architecture, which has a fast current sense loop and a slow voltage feedback loop. The fast current feedback loop does not require any compensation. The slow voltage loop must be compensated for stable operation. The compensation network is a series RC network from the COMP pin to ground. The resistor sets the high frequency integrator gain for fast transient response and the capacitor sets the integrator zero to ensure

loop stability. For most applications, the compensation resistor in the range of 0k to 2.0k and the compensation capacitor in the range of 3nF to 10nF.

## Soft-Start

The regulator goes through the soft-start sequence after EN is pulled high. The soft-start is provided by an internal 4.5μA current source. This internal current source is used to charge the external C<sub>SS</sub> capacitor. The peak MOSFET current is limited by the voltage on the capacitor. As the voltage at the C<sub>SS</sub> capacitor increases, this results in ramping up of the current limit from OA to full scale. This in turn controls the rising rate of the output voltage.

## Frequency Selection

The ISL97656 switching frequency can be user selectable. The ISL97656 operates at either constant 640kHz or 1.22MHz switching frequency. Connecting the FREQ pin to ground sets the PWM switching frequency to 640kHz. When connecting FREQ high or V<sub>IN</sub>, the switching frequency is set to 1.22MHz.

## Shutdown Control

When the EN pin is pulled low, the ISL97656 is in shutdown mode, reducing the supply current to <1μA.

## Maximum Output Current

The MOSFET current limit is nominally 4.0A and guaranteed 3.8A. This restricts the maximum output current, I<sub>OMAX</sub>, based on Equation 7:

$$I_L = I_{L(AVG)} + (1/2 \times \Delta I_L) \quad (EQ. 7)$$

where:

I<sub>L</sub> = MOSFET current limit

I<sub>L(AVG)</sub> = average inductor current

ΔI<sub>L</sub> = inductor ripple current

$$\Delta I_L = \frac{V_{IN} \times [(V_O + V_{DIODE}) - V_{IN}]}{L \times (V_O + V_{DIODE}) \times f_{SW}} \quad (EQ. 8)$$

V<sub>DIODE</sub> = Schottky diode forward voltage, typically, 0.6V

f<sub>SW</sub> = switching frequency, 640kHz or 1.22MHz

$$I_{L-AVG} = \frac{I_{OUT}}{1 - D} \quad (EQ. 9)$$

D = MOSFET turn-on ratio:

$$D = 1 - \frac{V_{IN}}{V_{OUT} + V_{DIODE}} \quad (EQ. 10)$$

## Cascaded MOSFET Application

A 24V N-Channel MOSFET is integrated in the boost regulator. For the applications where the output voltage is greater than 24V, an external cascaded MOSFET is needed as shown in Figure 16. The voltage rating of the external MOSFET should be greater than  $V_{IN}$ .




FIGURE 16. CASCADED MOSFET TOPOLOGY FOR HIGH OUTPUT VOLTAGE APPLICATIONS

## DC PATH BLOCK APPLICATION

There is a DC path in the boost converter from the input to the output through the inductor and diode. In the non-synchronous topology, although the system is still in shutdown mode, the output voltage will be the input voltage minus the forward voltage diode drop of the Schottky diode. If this voltage is not desired, the following circuit (see Figure 17) can be used between input and inductor to disconnect the DC path when the ISL97656 is in shutdown mode.




FIGURE 17. CIRCUIT TO DISCONNECT THE DC PATH OF BOOST CONVERTER

© Copyright Intersil Americas LLC 2007-2012. All Rights Reserved.  
All trademarks and registered trademarks are the property of their respective owners.

For additional products, see [www.intersil.com/en/products.html](http://www.intersil.com/en/products.html)

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at [www.intersil.com/en/support/qualandreliability.html](http://www.intersil.com/en/support/qualandreliability.html)

*Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com)








# Package Outline Drawing

## L10.3x3B

10 LEAD THIN DUAL FLAT PACKAGE (TDFN) WITH E-PAD

Rev 3, 10/11



**NOTES:**

1. Dimensions are in millimeters.  
Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal  $\pm 0.05$
4. Tiebar shown (if present) is a non-functional feature.
5. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.