

### ISL94202

Series Charge/Discharge Path 3-to-8 Cell Li-Ion Battery Pack Monitor

FN8889 Rev.2.00 Mar 8, 2017

#### 1. Overview

The <u>ISL94202</u> is a Li-ion battery monitor IC that supports from three to eight series connected cells. It provides complete battery monitoring and pack control. The ISL94202 provides automatic shutdown and recovery from out-of-bounds conditions and automatically controls pack cell balancing.

The ISL94202 is highly configurable as a stand-alone unit, but can be used with an external microcontroller, which communicates to the IC through an I<sup>2</sup>C interface.

#### 1.1 Features

- Eight cell voltage monitors support Li-ion CoO<sub>2</sub>, Li-ion Mn<sub>2</sub>O<sub>4</sub>, and Li-ion FePO<sub>4</sub> chemistries
- Stand-alone pack control no microcontroller needed
- Multiple voltage protection options (each programmable to 4.8V; 12-bit digital value) and selectable overcurrent protection levels
- Programmable detection/recovery times for overvoltage, undervoltage, overcurrent, and short-circuit conditions
- Configuration/calibration registers maintained in EEPROM
- Open battery connect detection
- Integrated charge/discharge FET drive circuitry with built-in charge pump supports high-side N-channel FETs
- Cell balancing uses external FETs with internal state machine or external microcontroller
- Enters low power states after periods of inactivity
  - Charge or discharge current detection resumes normal scan rates

### 1.2 Applications

- Power tools
- Battery back-up systems
- Light electric vehicles
- Portable equipment
- Energy storage systems
- Solar farms
- Medical equipment
- Hospital beds
- Monitoring equipment
- Ventilators

### 1.3 Related Literature

- For a full list of related documents, visit our website
  - ISL94202 product page

# 1.4 Typical Application Diagram




Figure 1.1 Typical Application Diagram

## 1.5 Block Diagram




Figure 1.2 Block Diagram

#### 1.6 **Ordering Information**

Part Number ( <u>Notes 1 2, 3</u> )	Part Marking	Temp. Range (°C)	Package (RoHS Compliant)	Pkg. Dwg. #
ISL94202IRTZ	94202 IRTZ	-40 to +85	48 Ld TQFN	L48.6x6
ISL94202EVKIT1Z	Evaluation Kit			

#### Notes:


- 1. Add "-T" suffix for 4k unit, "-T7" for 1k unit, or "-T7A" suffix for 250 unit tape and reel options. Refer to TB347 for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), see product information page for ISL94202. For more information on MSL, see tech brief TB363.

Table 1.1 **Key Differences Between Family of Parts** 

Part #		ells oorted	Vol	ack tage ()p)	Cell Balance	Current Sense	Ch	arge/Discharge	FET	Supply (		Stand- Alone	Internal ADC	Daisy Chain
	Min	Max	Min (V)	Max (V)	Balarice	Selise	Control	Arrangement	Location	Normal	Sleep	Capable	ADC	Cilaiii
ISL94202	3	8	4	36	External	High Side	Yes	One Path	High Side	348µA	13µA	Yes	Yes	No
ISL94203	3	8	4	36	External	High Side	Yes	Two Path	High Side	348µA	13µA	Yes	Yes	No
ISL94208	4	6	8	26.4	Internal	Low Side	Yes	Both	Low Side	850µA	2µA	No	No	No
ISL94212	6	12	6	60	External	No	No	N/A	N/A	3.31mA	12µA	No	Yes	Yes

# 1.7 Pin Configuration

ISL94202 (48 LD TQFN) TOP VIEW



# 1.8 Pin Descriptions

Pin Number	Symbol	Description
1, 3, 5, 7, 9, 11, 13, 15, 17	VC[8:0]	<b>Battery cell n voltage input.</b> This pin is used to monitor the voltage of this battery cell. The voltage is level shifted to a ground reference and is monitored internally by an ADC converter. VCn connects to the positive terminal of a battery cell (CELLN) and VC(n-1) the negative terminal of CELLN (VSS connects with the negative terminal of CELL1).
2, 4, 6, 8, 10, 12, 14, 16	CB[8:1]	Cell balancing FET control output n. This internal drive circuit controls an external FET used to divert a portion of the current around a cell while the cell is being charged or adds to the current pulled from a cell during discharge in order to perform a cell voltage balancing operation. This function is generally used to reduce the voltage on an individual cell relative to other cells in the pack. The cell balancing FETs are turned on or off by an internal cell balance state machine or an external controller.
18, 28, 29	VSS	Ground. This pin connects to the most negative terminal in the battery string.
19	VREF	<b>Voltage Reference Output.</b> This output provides a 1.8V reference voltage for the internal circuitry and for the external microcontroller.
20	XT1	Temperature monitor inputs. These pins input the voltage across two external thermistors used to determine
21	XT2	the temperature of the cells and or the power FET. When this input drops below the threshold, an external over-temperature condition exists.
22	TEMPO	<b>Temperature Monitor Output Control.</b> This pin outputs a voltage to be used in a divider that consists of a fixed resistor and a thermistor. The thermistor is located in close proximity to the cells or the power FET. The TEMPO output is connected internally to the VREF voltage through a PMOS switch only during a measurement of the temperature, otherwise the TEMPO output is off.
23, 30	DNC	Do not connect
24	ADDR	<b>Serial Address.</b> This is an address input for an I <sup>2</sup> C communication link to allow for two devices on one bus.
25	SCL	Serial Clock. This is the clock input for an I <sup>2</sup> C communication link.
26	SDAI	<b>Serial Data.</b> These are the data lines for an I <sup>2</sup> C interface. When connected together, they form the standard
27	SDAO	bidirectional interface for the I <sup>2</sup> C bus (recommended). When separated, they can use separate level shifters for two-device operation (not supported).
31	INT	Interrupt. This pin goes active low when there is an external μC connected to the ISL94202 and μC communication fails to send a slave byte within a watchdog timer period. This is a CMOS type output.
32	PSD	Pack Shutdown. This pin goes active high when any cell voltage reaches the OVLO threshold (OVLO flag). Optionally, PSD is also set if there is a voltage differential between any two cells that is greater than a specified limit (CELLF flag) or if there is an open-wire condition. This pin can be used for blowing a fuse in the pack or as an interrupt to an external μC.
33	FETSOFF	<b>FETSOFF.</b> This input allows an external microcontroller to turn off both Power FET and CB outputs. This pin should be pulled low when inactive.
34	SD	Shutdown. This output indicates that the ISL94202 detected any failure condition that would result in the DFET turning off. This could be undervoltage, overcurrent, over-temperature, under-temperature, etc. The SD pin also goes active if there is any charge overcurrent condition. This is an open-drain output.
35	EOC	<b>End-of-Charge.</b> This output indicates that the ISL94202 detected a fully charged condition. This is defined by any cell voltage exceeding an EOC voltage (as defined by an EOC value in EEPROM).
36	RGO	Regulator Output. This is the 2.5V regulator output.
37	CHMON	<b>Charge Monitor.</b> This input monitors the charger connection. When the IC is in the Sleep mode, connecting this pin to the charger wakes up the device. When the IC recovers from a charge overcurrent condition, this pin is used to monitor that the charger is removed prior to turning on the power FETs. In a single-path configuration, this pin and the LDMON pin connect together.
38	LDMON	<b>Load Monitor.</b> This pin monitors the load connection. When the IC is in the Sleep mode, connecting this pin to a load wakes up the device. When the IC recovers from a discharge overcurrent or short-circuit condition, this pin is used to monitor that the load is removed prior to turning on the power FETs. In a single path configuration, this pin and the CHMON pin connect together.
39, 40, 41	C[3:1]	Charge Pump Capacitor Pins. These external capacitors are used for the charge pump driving the power FETs.
42	DFET	<b>Discharge FET Control.</b> The ISL94202 controls the gate of a discharge FET through this pin. The power FET is an N-channel device. The FET is turned on by the ISL94202 if all conditions are acceptable. The ISL94202 will turn off the FET in the event of an out-of-bounds condition. The FET can be turned off by an external microcontroller by writing to the CFET control bit. The CFET output is also turned off by the FETSOFF pin. The FET output cannot be turned on by an external microcontroller if there are any out-of-bounds conditions.
43	VDD	IC Supply Pin. This pin provides the operating voltage for the IC circuitry.



Pin Number	Symbol	Description
44	PCFET	Precharge FET Control. The ISL94202 controls the gate of a precharge FET through this pin. The power FET is an N-channel device. The FET is turned on by the ISL94202 if all conditions are acceptable. The ISL94202 will turn off the FET in the event of an out-of-bounds condition. The FET can be turned off by an external microcontroller by writing to the PCFET control bit. The PCFET output is also turned off by the FETSOFF pin. The FET output cannot be turned on by an external microcontroller if there are any out-of-bounds conditions. Either the PCFET or the CFET turn on, but not both.
45	CFET	Charge FET Control. The ISL94202 controls the gate of a charge FET through this pin. The power FET is an N-channel device. The FET is turned on by the ISL94202 if all conditions are acceptable. The ISL94202 will turn off the FET in the event of an out-of-bounds condition. The FET can be turned off by an external microcontroller by writing to the CFET control bit. The CFET output is also turned off by the FETSOFF pin. The FET output cannot be turned on by an external microcontroller if there are any out-of-bounds conditions. Either the PCFET or the CFET turn on, but not both.
46	CSI2	Current-Sense Inputs. These pins connect to the ISL94202 current-sense circuit. There is an external
47	CSI1	resistance across which the circuit operates. The sense resistor is typically in the range of $0.2m\Omega$ to $5m\Omega$ .
48	VBATT	Input Level Shifter Supply and Battery Pack Voltage Input. This pin powers the input level shifters and is also used to monitor the voltage of the battery stack. The voltage is internally divided by 32 and connected to an ADC converter through a MUX.
PAD	GND	Thermal Pad. This pad should connect to ground.

# **Contents**

1. O\	verview	1
1.1	Features	1
1.2	Applications	1
1.3	Related Literature	1
1.4	Typical Application Diagram	2
1.5	Block Diagram	3
1.6	Ordering Information	4
1.7	Pin Configuration	5
1.8	Pin Descriptions	6
3. Sp	pecifications	11
3.1	Absolute Maximum Ratings	. 11
3.2	Thermal Information	. 12
3.3	Recommended Operating Conditions	. 12
3.4	Electrical Specification	. 13
3.5	Symbol Table	. 20
3.6	Timing Diagrams	. 20
3.6.1	External Temperature Configuration	. 20
3.6.2	Wake-Up Timing	. 21
3.6.3	Power-Up Timing	. 21
3.6.4	Change in FET Control	. 22
3.6.5	Automatic Temperature Scan	. 23
3.6.6	Serial Interface Timing Diagrams	. 23
3.6.7	Discharge Overcurrent/Short-Circuit Monitor	. 24
3.6.8	Charge Overcurrent Monitor	. 24
4. Fu	ınctional Description	25
5. Ba	attery Connections	26
5.1	Power Path	. 26
5.2	Pack Configuration	. 27
5.3	Battery Cell Connections	. 27
6. Op	perating Modes	28
6.1	Power-Up Operation	. 28
6.2	Wake-Up Circuit	. 29
6.3	Low Power States	. 30
6.3.1	Normal mode	. 30
6.3.2	Idle mode	. 30
6.3.3	Doze Mode	. 30
6.3.4	Sleep Mode	. 30
6.3.5	Power-Down Mode	. 31
6.3.6	Exceptions	. 31



7.	Typical Operating Conditions	32
8.	Cell Fail Detection	33
9.	Open-Wire Detection	34
10.	Current and Voltage Monitoring	37
10.1	Current Monitor	37
10.2	2 Current Sense	37
10.3	3 Overcurrent and Short-Circuit Detection	40
10.4	Overcurrent and Short-Circuit Response (Discharge)	40
10.5	5 Overcurrent Response (Charge)	41
10.6	Microcontroller Overcurrent FET Control Protection	42
10.7	Voltage, Temperature, and Current Scan	43
10.8	B Cell Voltage Monitoring	44
10	).8.1 UVLO and OVLO	44
10	0.8.2 UV, OV, and Sleep	44
10.9	Overvoltage Detection/Response	46
10.1	10 Undervoltage Detection/Response	48
10.1	11 Temperature Monitoring/Response	49
10	0.11.1 Over-Temperature	50
10	0.11.2 Under-Temperature	50
10.1	2 Microcontroller Read of Voltages	52
10.1	3 Voltage Conversions	53
10	0.13.1 Cell Voltages	53
10	0.13.2 Pack Current	53
10	0.13.3 Temperature	53
10	0.13.4 14-bit Register	53
11.	Microcontroller FET Control	54
12.	Cell Balance	55
12.1	μC Control of Cell Balance FETs	
12.2		
12.2	Con Balance 1 E1 Billye	01
13.	Watchdog Timer	59
14.	Power FET Drive	60
15.	General I/Os	61
16.	Higher Voltage Microcontrollers	62
17.	Packs with Fewer than Eight Cells	63



### ISL94202

18. PC Board Layout	64
18.1 QFN Package	65
18.2 Circuit Diagrams	65
19. EEPROM	66
20. Serial Interface	67
20.1 Serial Interface Conventions	67
20.2 Clock and Data	67
20.3 Start Condition	67
20.4 Stop Condition	67
20.5 Acknowledge	68
20.6 Write Operations	69
20.6.1 Byte Write	69
20.6.2 Page Write	69
20.7 Read Operations	70
20.7.1 Current Address Read	70
20.7.2 Random Read	70
20.7.3 Sequential Read	71
20.7.4 EEPROM Access	72
20.7.5 EEPROM Read	72
20.7.6 EEPROM Write	72
20.8 Synchronizing Microcontroller Operations with Internal Scan	. 72
21. Register Protection	. 73
22. Registers: Summary (EEPROM)	. 74
23. Registers: Summary (RAM)	. 75
24. Registers: Detailed (EEPROM)	. 76
25. Registers: Detailed (RAM)	. 82
26. Revision History	. 87
27 Package Outline Drawing	88



#### **Specifications** 3.

#### **Absolute Maximum Ratings** 3.1

(Note 1)

Parameter	Minimum	Maximum (Note 1)	Unit	
Power Supply Voltage, VDD	VSS - 0.5	VSS+ 45.0	V	
Cell Voltage (VC, VBATT)	<u>'</u>	•	u .	
VCn	-0.5	VBATT + 0.5	V	
VCn - VSS (n = 8)	-0.5	45.0	V	
VCn - VSS (n = 6, 7)	-0.5	36.0	V	
VCn - VSS (n = 4, 5)	-0.5	27.0	V	
VCn - VSS (n = 2, 3)	-0.5	17.0	V	
VCn - VSS (n = 1)	-0.5	7.0	V	
VCn - VSS (n = 0)	-0.5	3.0	V	
VCn - VC(n-1) (n = 2 to 12)	-3.0	7.0	V	
VC1 - VC0	-0.5	7.0	V	
Cell Balance Pin Voltages (VCB)	·			
VCBn - VC(n-1), n = 1 to 5	-0.5	7.0	V	
VCn - VCBn, n = 6 to 8	-0.5	7.0	V	
Terminal Voltage				
ADDR, xT1, xT2, FETSOFF, PSD, INT	-0.5	VRGO +0.5	V	
SCL, SDAI, SDAO, EOC, SD	-0.5	5.5	V	
CFET, PCFET, C1, C2, C3	VDD - 0.5	VDD + 15.5 (60V max)	V	
DFET, CHMON, LDMON	-0.5 VDD + 15.0 (60V m		V	
Terminal Current	-	•	•	
RGO		25	mA	
Current-Sense Voltage	-	•	•	
VBATT, CS1, CS2	-0.5	VDD +1.0	V	
VBATT - CS1, VBATT - CS2	-0.5	+0.5	V	
CS1 - CS2	-0.5	+0.5	V	
ESD Rating	Value			
Human Body Model (Tested per JS-001-2014)		1.5	kV	
Charged Device Model (Tested per JS-002-2014)		1	kV	
Latch-Up (Tested per JESD78E; Class 2, Level A)		100	mA	

Note:

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

<sup>1.</sup> Devices are characterized, but not production tested, at Absolute Maximum Voltages.

## 3.2 Thermal Information

Thermal Resistance (Typical)	θ <sub>JA</sub> (°C/W)	θ <sub>JC</sub> (°C/W)		
48 Ld QFN Package (Notes 2, 3)	28	0.75		

#### Notes:

- 2.  $\theta_{JA}$  is measured in free air with the component mounted on a high-effective thermal conductivity test board with "direct attach" features. See Tech Brief <u>TB379</u>.
- 3. For  $\theta_{\text{JC}}$ , the "case temp" location is the center of the exposed metal pad on the package underside.

Parameter	Minimum	Maximum	Unit
Continuous Package Power Dissipation		400	mW
Maximum Junction Temperature		+125	°C
Storage Temperature Range	-55	+125	°C
Pb-Free Reflow Profile		see <u>TB493</u>	

# 3.3 Recommended Operating Conditions

Parameter	Minimum	Maximum	Unit
Temperature Range	-40	+85	°C
Operating Voltage	•		
VDD	4V	36	V
VCn-VC(n-1) Specified Range	2.0	4.3	V
VCn-VC(n-1) Extended Range	1.0	4.4	V
VCn-VC(n-1) Maximum Range (any cell)	0.5	4.8	V

# 3.4 Electrical Specification

 $V_{DD}$  = 26.4V,  $T_A$  = -40°C to +85°C, unless otherwise specified. **Boldface specification limits apply across operating temperature range, -40°C to +85°C.** 

Parameter	Symbol	Test Conditions	Min ( <u>Note 4</u> )	Тур	Max ( <u>Note 4</u> )	Unit
Power-Up Condition – Threshold Rising (Device becomes operational)	V <sub>PORR1</sub>	V <sub>DD</sub> minimum voltage at which device operation begins (CFET turns on; CHMON = V <sub>DD</sub> )		6.0		V
	V <sub>PORR2</sub>	CHMON minimum voltage at which device operation begins (CFET turns on; V <sub>DD</sub> > 6.0V)		V <sub>DD</sub>		V
Power-Down Condition – Threshold Falling	V <sub>PORF</sub>	V <sub>DD</sub> minimum voltage device remains operational (RGO turns off)		3.0		٧
2.5V Regulated Voltage	$V_{RGO}$	I <sub>RGO</sub> = 3mA	2.4	2.5	2.6	V
1.8V Reference Voltage	$V_{REF}$		1.79	1.8	1.81	V
VBATT Input Current - V <sub>BATT</sub>	1	Input current; Normal/Idle/Doze modes V <sub>DD</sub> = 33.6V		38	45	μA
	I <sub>VBATT</sub>	Input current; Sleep/Power-Down modes V <sub>DD</sub> = 33.6V			1	μA
V <sub>DD</sub> Supply Current	I <sub>VDD1</sub>	Device active (Normal mode) (No error conditions) CFET, PCFET, DFET = OFF; V <sub>DD</sub> = 33.6V		310	370	μA
	I <sub>VDD2</sub>	Device active (Idle mode) (No error conditions) Idle = 1 CFET, PCFET, DFET = OFF; V <sub>DD</sub> = 33.6V		215	275	μA
	I <sub>VDD3</sub>	Device active (Doze mode) (No error conditions) Doze = 1 CFET, PCFET, DFET = OFF; V <sub>DD</sub> = 33.6V		210	265	μА
	I <sub>VDD4</sub>	FET drive current (I <sub>VDD</sub> increase when FETs are on - Normal/Idle/Doze modes); V <sub>DD</sub> = 33.6V		215		μA
	I <sub>VDD5</sub>	Device active (Sleep mode); Sleep = 1; V <sub>DD</sub> = 33.6V				
	VDDS	0°C to +60°C		13	30	μA
	I <sub>VDD6</sub>	-40°C to +85°C  Power-down PDWN = 1; V <sub>DD</sub> = 33.6V			50 1	μA μA
Input Bias Current		$V_{DD} = V_{BATT} = VCS1 = VCS2 = 33.6V$ (Normal, idle, doze)		10	15	μA
	ICS1	V <sub>DD</sub> = V <sub>BATT</sub> = VCS1 = VCS2 = 33.6V (Sleep, Power-Down) 0°C to +60°C			1	μA
		-40°C to +85°C			3	μA
		V <sub>DD</sub> = V <sub>BATT</sub> = VCS1 = VCS2 = 33.6V (Normal, Idle, Doze)		10	15	μA
	ICS2	V <sub>DD</sub> = V <sub>BATT</sub> = VCS1 = VCS2 = 33.6V (Sleep, Power-Down)				
		0°C to +60°C -40°C to +85°C			1 3	μΑ
VCn Input Current	I <sub>VCN</sub>	Cell input leakage current AO2:AO0 = 0000H (Normal/Idle/Doze; not sampling cells)	-1		1	μA μA
CBn Input Current	I <sub>CBN</sub>	Cell Balance pin leakage current (no balance active)	-1		1	μA

 $V_{DD}$  = 26.4V,  $T_A$  = -40°C to +85°C, unless otherwise specified. **Boldface specification limits apply across operating temperature range, -40°C to +85°C.** (Continued)

Parameter	Symbol	Test Conditions	Min ( <u>Note 4</u> )	Тур	Max ( <u>Note 4</u> )	Unit
Temperature Monitor Specificatio	ns			<u> </u>		
External Temperature Accuracy	V <sub>XT1</sub>	External temperature monitoring error.  ADC voltage error when monitoring xT1 input. TGain = 0; (xTn = 0.2V to 0.737V)	-25		15	mV
Internal Temperature Monitor Output (See <u>"Temperature</u>	T <sub>INT25</sub>	[iTB:iT0] <sub>10</sub> *1.8/4095/GAIN GAIN = 2 (TGain bit = 0) Temperature = +25°C		0.276		V
Monitoring/Response" on page 49)	V <sub>INTMON</sub>	Change in [iTB:iT0] <sub>10</sub> *1.8/4095/GAIN GAIN = 2 (TGain bit = 0) Temperature = -40°C to +85°C		1.0		mV/°C
Cell Voltage Monitor Specification	าร	,				
Cell Monitor Voltage Accuracy (Relative)		Relative cell measurement error (Maximum absolute cell measurement error - Minimum absolute cell measurement error)				
	V <sub>ADCR</sub>	VCn - VC(n-1) = 2.4V to 4.2V; 0°C to +60°C		3	10	mV
		VCn - VC(n-1) = 0.1V to 4.7V; 0°C to +60°C			15	mV
		VCn - VC(n-1) = 0.1V to 4.7V; -40°C to +85°C			30	mV
Cell Monitor Voltage Accuracy (Absolute)	V <sub>ADC</sub>	Absolute cell measurement error (Cell measurement error compared with voltage at the cell)				
		VCn - VC(n-1) = 2.4V to 4.2V; 0°C to +60°C	-15		15	mV
		VCn - VC(n-1) = 0.1V to 4.7V; 0°C to +60°C	-20		20	mV
		VCn - VC(n-1) = 0.1V to 4.7V; -40°C to +85°C	-30		30	mV
V <sub>BATT</sub> Voltage Accuracy		V <sub>BATT</sub> - [VBB:VB0] <sub>10</sub> *32*1.8/4095;				
	$V_{BATT}$	0°C to +60°C	-200		200	mV
		-40°C to +85°C	-270		270	mV
Current-Sense Amplifier Specification	ations	T				_
Charge Current Threshold	VCCTH	VCS1-VCS2, CHING indicates charge current VCS1 = 26.4V		-100		μV
Discharge Current Threshold	VDCTH	VCS1-VCS2, DCHING indicates discharge current; VCS1 = 26.4V		100		μV

 $V_{DD}$  = 26.4V,  $T_A$  = -40°C to +85°C, unless otherwise specified. **Boldface specification limits apply across operating temperature range, -40°C to +85°C.** (Continued)

Parameter	Symbol	Test Conditions	Min ( <u>Note 4</u> )	Тур	Max ( <u>Note 4</u> )	Unit
Current-Sense Accuracy	VIA1	V <sub>IA1</sub> = ([ISNSB:ISNS0] <sub>10</sub> *1.8/4095)/5; CHING bit set; Gain = 5 VCS1 = 26.4V, VCS2 - VCS1 = + 100mV	97	102	107	mV
	VIA2	V <sub>IA2</sub> = ([ISNSB:ISNS0] <sub>10</sub> *1.8/4095)/5; DCHING bit set; Gain = 5 VCS1 = 26.4V, VCS2 - VCS1 = - 100mV	-107	-102	-97	mV
	VIA3	V <sub>IA3</sub> = ([ISNSB:ISNS0] <sub>10</sub> *1.8/4095)/50; CHING bit set; Gain = 50 VCS1 = 26.4V, VCS2 - VCS1 = + 10mV	8.0	10.0	12.0	mV
	VIA4	V <sub>IA4</sub> = ([ISNSB:ISNS0] <sub>10</sub> *1.8/4095)/50; DCHING bit set; Gain = 50 VCS1 = 26.4V, VCS2 - VCS1 = - 10mV	-12.0	-10.0	-8.0	mV
	VIA5	V <sub>IA3</sub> = ([ISNSB:ISNS0] <sub>10</sub> *1.8/4095)/500; CHING bit set; Gain = 500 VCS1 = 26.4V, VCS2 - VCS1 = + 1mV 0°C to +60°C	0.5	1.0	1.5	mV
		-40°C to +85°C	0.4		1.6	mV
	VIA6	V <sub>IA4</sub> = ([ISNSB:ISNS0] <sub>10</sub> *1.8/4095)/500; DCHING bit set; Gain = 500 VCS1 = 26.4V, VCS2 - VCS1 = - 1mV				
		0°C to +60°C	-1.5	-1.0	-0.5	mV
		-40°C to +85°C	-1.6		-0.4	mV
Overcurrent/Short-Circuit Protect Discharge Overcurrent Detection	lion Specif	V <sub>OCD</sub> = 4mV [OCD2:0] = 0,0,0	2.6	4.0	5.4	m) /
Threshold		V <sub>OCD</sub> = 8mV [OCD2:0] = 0,0,0	2.6 6.4	4.0 8.0	9.6	mV mV
		V <sub>OCD</sub> = 16mV [OCD2:0] = 0,1,0				
		$V_{OCD} = 24mV [OCD2:0] = 0,1,0$	12.8 20	16.0 25	19.2 30	mV
	V <sub>OCD</sub>	V <sub>OCD</sub> = 32mV [OCD2:0] = 1,0,0 (default)		_		mV
		V <sub>OCD</sub> = 48mV [OCD2:0] = 1,0,0 (default)	26.4 42.5	33.0 50.0	39.6 57.5	mV
		V <sub>OCD</sub> = 64mV [OCD2:0] = 1,1,0				mV
			60.3	67.0	73.7	mV
Bisches and Batatian		V <sub>OCD</sub> = 96mV [OCD2:0] = 1,1,1	90	100	110	mV
Discharge Overcurrent Detection Time	t <sub>OCDT</sub>	[OCDTA:OCDT0] = 0A0H (160ms) (default) Range: 0ms to 1023ms 1ms/step 0s to 1023s; 1s/step		160		ms
Short-Circuit Detection Threshold		V <sub>SCD</sub> = 16mV [SCD2:0] = 0,0,0	10.4	16.0	21.6	mV
		V <sub>SCD</sub> = 24mV [SCD2:0] = 0,0,1	18	24	30	mV
		V <sub>SCD</sub> = 32mV [SCD2:0] = 0,1,0	26	33	40	mV
	V	V <sub>SCD</sub> = 48mV [SCD2:0] = 0,1,1	42	49	56	mV
	V <sub>SCD</sub>	V <sub>SCD</sub> = 64mV [SCD2:0] = 1,0,0	60	67	74	mV
		V <sub>SCD</sub> = 96mV [SCD2:0] = 1,0,1 (default)	90	100	110	mV
		V <sub>SCD</sub> = 128mV [SCD2:0] = 1,1,0	127	134	141	mV
		V <sub>SCD</sub> = 256mV [SCD2:0] = 1,1,1	249	262	275	mV
Short-Circuit Current Detection Time	t <sub>SCT</sub>	[SCTA:SCT0] = 0C8H (200µs) (default) Range: 0µs to 1023µs; 1µs/step 0ms to 1023ms 1ms/step		200		μs

Page 15 of 89

 $V_{DD}$  = 26.4V,  $T_A$  = -40°C to +85°C, unless otherwise specified. **Boldface specification limits apply across operating temperature range, -40°C to +85°C.** (Continued)

Parameter	Symbol	Test Conditions	Min ( <u>Note 4</u> )	Тур	Max ( <u>Note 4</u> )	Unit
Charge Overcurrent Detection		V <sub>OCC</sub> = 1mV [OCC2:0] = 0,0,0	0.2	1.0	2.1	mV
Threshold		V <sub>OCC</sub> = 2mV [OCC2:0] = 0,0,1	0.7	2.0	3.3	mV
		V <sub>OCC</sub> = 4mV [OCC2:0] = 0,1,0	2.8	4.0	5.2	mV
	.,	V <sub>OCC</sub> = 6mV [OCC2:0] = 0,1,1	4.5	6.0	7.5	mV
	V <sub>occ</sub>	V <sub>OCC</sub> = 8mV [OCC2:0] = 1,0,0 (default)	6.6	8.0	9.8	mV
		V <sub>OCC</sub> = 12mV [OCC2:0] = 1,0,1	9.6	12.0	14.4	mV
		V <sub>OCC</sub> = 16mV [OCC2:0] = 1,1,0	14.5	17.0	19.6	mV
		V <sub>OCC</sub> = 24mV [OCC2:0] = 1,1,1	22.5	25.0	27.5	mV
Overcurrent Charge Detection Time	t <sub>осст</sub>	[OCCTA:OCCT0] = 0A0H (160ms) (default) Range: 0ms to 1023ms 1ms/step 0s to 1023s; 1s per step		160		ms
Charge Monitor Input Threshold (Falling Edge)	V <sub>CHMON</sub>	μCCMON bit = 1; CMON_EN bit = 1	8.2	8.9	9.8	V
Load Monitor Input Threshold (Rising Edge)	V <sub>LDMON</sub>	μCLMON bit = 1; LMON_EN bit = 1	0.45	0.60	0.75	V
Load Monitor Output Current	I <sub>LDMON</sub>	μCLMON bit = 1; LMON_EN bit = 1		62		μA
<b>Voltage Protection Specifications</b>	5					
Overvoltage Lockout Threshold (Rising Edge - Any Cell) [VCn-VC(n-1)]	V <sub>OVLO</sub>	[OVLOB:OVLO0] = 0E80H (4.35V) (default) Range: 12-bit value (0V to 4.8V)		4.35		٧
Overvoltage Lockout Recovery Threshold - All Cells	V <sub>OVLOR</sub>	Falling edge		V <sub>OVR</sub>		V
Undervoltage Lockout Threshold (Falling Edge - Any Cell) [VCn-VC(n-1)]	V <sub>UVLO</sub>	[UVLOB:UVLO0] = 0600H (1.8V) (default) Range: 12-bit value (0V to 4.8V)		1.8		V
Undervoltage Lockout Recovery Threshold - All Cells	V <sub>UVLOR</sub>	Rising edge		V <sub>UVR</sub>		V
Overvoltage Lockout Detection Time	t <sub>OVLO</sub>	Normal operating mode 5 consecutive samples over the limit (minimum = 160ms, maximum = 192ms)		176		ms
Undervoltage Lockout Detection Time	t <sub>UVLO</sub>	Normal operating mode 5 consecutive samples under the limit (minimum = 160ms, maximum = 192ms)		176		ms
Overvoltage Threshold (Rising Edge - Any Cell) [VCn-VC(n-1)]	V <sub>OV</sub>	[OVLB:OVL0] = 0E2AH (4.25V) (default) Range: 12-bit value (0V to 4.8V)		4.25		V
Overvoltage Recovery Voltage (Falling Edge - All Cells) [VCn-VC(n-1)]	V <sub>OVR</sub>	[OVRB:OVR0] = 0DD5H (4.15V) (default) Range: 12-bit value (0V to 4.8V)		4.15		V
Overvoltage Detection/Release Time	t <sub>OVT</sub>	[OVTA:OVT0] = 201H (1s) (default) Range: 0ms to 1023ms; 1ms/step 0s to 1023s; 1s/step		1		s
Undervoltage Threshold (Falling Edge - Any Cell) [VCn-VC(n-1)]	V <sub>UV</sub>	[UVLB:UVL0] = 0900H (2.7V) (default) Range: 12-bit value (0V to 4.8V)		2.7		V
Undervoltage Recovery Voltage (Rising Edge - All Cells) [VCn-VC(n-1)]	V <sub>UVR</sub>	[UVRB:UVR0] = 0A00H (3.0V) (default) Range: 12-bit value (0V to 4.8V)		3.0		V
Undervoltage Detection Time	t <sub>UVT</sub>	[UVTA:UVT0] = 201H (1s) (default) Range: 0ms to 1023ms; 1ms/step 0s to 1023s; 1s/step		1		s

 $V_{DD}$  = 26.4V,  $T_A$  = -40°C to +85°C, unless otherwise specified. **Boldface specification limits apply across operating temperature range, -40°C to +85°C.** (Continued)

Parameter	Symbol	Test Conditions	Min ( <u>Note 4</u> )	Тур	Max ( <u>Note 4</u> )	Unit
Undervoltage Release Time	t <sub>UVTR</sub>	[UVTA:UVT0] = 201H (1s) + 3s (default) Range: (0ms to 1023ms) + 3s; 1ms/step (0s to 1023s) + 3s; 1s/step		3		s
Sleep Voltage Threshold (Falling Edge - Any Cell) [VCn-VC(n-1)]	V <sub>SLL</sub>	[SLLB:SLL0] = 06AAH (2.0V) (default) Range: 12-bit value (0V to 4.8V)		2.0		٧
Sleep Detection Time	t <sub>SLT</sub>	[SLTA:SLT0] = 201H (1s) (default) Range: 0ms to 1023ms; 1ms/step 0s to 1023s; 1s/step		1		s
Low Voltage Charge Threshold (Falling Edge - Any Cell) [VCn-VC(n-1)]	V <sub>LVCH</sub>	[LVCHB:LVCH0] = 07AAH (2.3V) (default) Range: 12-bit value (0V to 4.8V) Precharge if any cell is below this voltage		2.3		V
Low Voltage Charge Threshold Hysteresis	V <sub>LVCHH</sub>			117		mV
End-of-Charge Threshold (Rising Edge - Any Cell) [VCn-VC(n-1)]	V <sub>EOC</sub>	[EOCSB:EOCS0] = 0E00H (4.2V) (default) Range: 12-bit value (0V to 4.8V)		4.2		V
End-of-Charge Threshold Hysteresis	V <sub>EOCH</sub>			117		mV
Sleep Mode Timer	t <sub>SMT</sub>	[MOD7:MOD0] = 0DH (off) (default) Range: 0s to 255 minutes		90		min
Watchdog Timer	t <sub>WDT</sub>	[WDT4:WDT0] = 1FH (31s) (default) Range: 0s to 31s		31		s
Temperature Protection Specifica Internal Temperature Shutdown		[IOTSB:IOTS0] = 02D8H		1 1		
Threshold	T <sub>ITSD</sub>			115		°C
Internal Temperature Recovery	T <sub>ITRCV</sub>	[IOTRB:IOTR0] = 027DH		95		°C
External Temperature Output Voltage	$V_{TEMPO}$	Voltage output at TEMPO pin (during temperature scan); I <sub>TEMPO</sub> = 1mA	2.30	2.45	2.60	٧
External Temperature Limit Threshold (Hot) - xT1 or xT2 Charge, Discharge, Cell Balance (see Figure 3.1)	T <sub>XTH</sub>	xTn Hot threshold. Voltage at V <sub>TEMPI</sub> , xT1 or xT2 = 04B6H TGain = 0 ~+55°C; thermistor = 3.535k Detected by COT, DOT, CBOT bits = 1		0.265		٧
External Temperature Recovery Threshold (Hot) - xT1 or xT2 Charge, Discharge, Cell Balance (see Figure 3.1)	T <sub>XTHR</sub>	xTn Hot recovery voltage at V <sub>TEMPI</sub> xT1 or xT2 = 053EH TGain = 0 (~+50°C; thermistor = 4.161k) Detected by COT, DOT, CBOT bits = 0		0.295		V
External Temperature Limit Threshold (Cold) - xT1 or xT2 Charge, Discharge, Cell Balance (see Figure 3.1)	T <sub>XTC</sub>	xTn Cold threshold. Voltage at V <sub>TEMPI</sub> xT1 or xT2 = 0BF2H TGain = 0 (~ -10°C; thermistor = 42.5k) Detected by CUT, DUT, CBUT bits		0.672		V
External Temperature Recovery Threshold (Cold) - xT1 or xT2 Charge, Discharge, Cell Balance (see <u>Figure 3.1</u> )	T <sub>XTCH</sub>	xTn Cold recovery voltage at V <sub>TEMPI</sub> . xT1 or xT2 = 0A93H TGain = 0 (~5°C; thermistor = 22.02k) Detected by CUT, DUT, CBUT bits		0.595		٧
Cell Balance Specifications						
Cell Balance FET Gate Drive Current		VC1 to VC5 (current out of pin) VC6 to VC8 (current into pin)	15 15	25 25	35 35	μA μA
	•			•		

 $V_{DD}$  = 26.4V,  $T_A$  = -40°C to +85°C, unless otherwise specified. **Boldface specification limits apply across operating temperature range, -40°C to +85°C.** (Continued)

Parameter	Symbol	Test Conditions	Min ( <u>Note 4</u> )	Тур	Max ( <u>Note 4</u> )	Unit
Cell Balance Maximum Voltage Threshold (Rising Edge - Any cell) [VCMAX]	V <sub>CBMX</sub>	[CBVUB:CBVU0] = 0E00H (4.2V) (default) Range: 12-bit value (0V to 4.8V)	,	4.2		V
Cell Balance Maximum Threshold Hysteresis	V <sub>CBMXH</sub>			117		mV
Cell Balance Minimum Voltage Threshold (Falling Edge - Any cell) [VCMIN]	V <sub>CBMN</sub>	[CBVLB:CBVL0] = 0A00H (3.0V) (default) Range: 12-bit value (0V to 4.8V)		3.0		V
Cell Balance Minimum Threshold Hysteresis	V <sub>CBMNH</sub>			117		mV
Cell Balance Maximum Voltage Delta Threshold (Rising Edge - Any Cell) [VCn-VC(n-1)]	V <sub>CBDU</sub>	[CBDUB:CBD0] = 06AAH (2.0V) (default) Range: 12-bit value (0V to 4.8V)		2.0		V
Cell Balance Maximum Voltage Delta Threshold Hysteresis	V <sub>CBDUH</sub>			117		mV
Wake-Up Specifications	•					
Device CHMON Pin Voltage Threshold (Wake on Charge) (Rising Edge)	V <sub>WKUP1</sub>	CHMON pin rising edge Device wakes up and sets Sleep flag LOW	7.0	8.0	9.0	V
Device LDMON Pin Voltage Threshold (Wake on Load) (Falling Edge)	V <sub>WKUP2</sub>	LDMON pin falling edge Device wakes up and sets Sleep flag LOW	0.15	0.40	0.70	V
Open-Wire Specifications						
Open-Wire Current	I <sub>OW</sub>			1.0		mA
Open-Wire Detection Threshold	V <sub>OW1</sub>	VCn-VC(n-1); VCn is open. (n = 2, 3, 4, 5, 6, 7, 8). Open-wire detection active on the VCn input.		-0.3		V
	V <sub>OW2</sub>	VC1-VC0; VC1 is open. Open-wire detection active on the VC1 input.		0.4		V
	V <sub>OW3</sub>	VC0-VSS; VC0 is open. Open-wire detection active on the VC0 input.		1.25		V
FET Control Specifications						
DFET Gate Voltage	V <sub>DFET1</sub>	(ON) 100μA load; V <sub>DD</sub> = 36V	47	52	57	V
	V <sub>DFET2</sub>	(ON) 100μA load; V <sub>DD</sub> = 6V	8	9	10	V
	V <sub>DFET3</sub>	(OFF)		0		V
CFET Gate Voltage (ON)	V <sub>CFET1</sub>	(ON) 100μA load; V <sub>DD</sub> = 36V	47	52	57	V
	V <sub>CFET2</sub>	(ON) 100μA load; V <sub>DD</sub> = 6V	8	9	10	V
	V <sub>CFET3</sub>	(OFF)		$V_{DD}$		V
PCFET Gate Voltage (ON)	V <sub>PFET1</sub>	(ON) 100μA load; V <sub>DD</sub> = 36V	47	52	57	V
	V <sub>PFET2</sub>	(ON) 100μA load; V <sub>DD</sub> = 6V	8	9	10	V
	V <sub>PFET3</sub>	(OFF)		$V_{DD}$		V
FET Turn-Off Current (DFET)	I <sub>DF(OFF)</sub>		14	15	16	mA
FET Turn-Off Current (CFET)	I <sub>CF(OFF)</sub>		9	13	17	mA
FET Turn-Off Current (PCFET)	I <sub>PF(OFF)</sub>		9	13	17	mA
FETSOFF Rising Edge Threshold	V <sub>FO(IH)</sub>	FETSOFF rising edge threshold. Turn off FETs		1.8		V
FETSOFF Falling Edge Threshold	V <sub>FO(IL)</sub>	FETSOFF falling edge threshold. Turn on FETs		1.2		V
Serial Interface Characteristics (	lote 5)				<u>.                                      </u>	
Input Buffer Low Voltage (SCL, SDA)	V <sub>IL</sub>	Voltage relative to V <sub>SS</sub> of the device	-0.3		V <sub>RGO</sub> x 0.3	V
Input Buffer High Voltage (SCL, SDAI, SDAO)	V <sub>IH</sub>	Voltage relative to V <sub>SS</sub> of the device	V <sub>RGO</sub> x 0.7		V <sub>RGO</sub> + 0.1	V

 $V_{DD}$  = 26.4V,  $T_A$  = -40°C to +85°C, unless otherwise specified. **Boldface specification limits apply across operating temperature range, -40°C to +85°C.** (Continued)

Parameter	Symbol	Test Conditions	Min ( <u>Note 4</u> )	Тур	Max ( <u>Note 4</u> )	Unit
Output Buffer Low Voltage (SDA)	V <sub>OL</sub>	I <sub>OL</sub> = 1mA			0.4	V
SDA and SCL Input Buffer Hysteresis	I <sup>2</sup> CHYST	Sleep bit = 0	0.05 x V <sub>RGO</sub>			V
SCL Clock Frequency	f <sub>SCL</sub>				400	kHz
Pulse Width Suppression Time at SDA and SCL Inputs	t <sub>IN</sub>	Any pulse narrower than the maximum spec is suppressed.			50	ns
SCL Falling Edge to SDA Output Data Valid	t <sub>AA</sub>	From SCL falling crossing $V_{IH}$ (minimum), until SDA exits the $V_{IL}$ (maximum) to $V_{IH}$ (minimum) window			0.9	μs
Time the Bus Must Be Free Before Start of New Transmission	t <sub>BUF</sub>	SDA crossing V <sub>IH</sub> (minimum) during a STOP condition to SDA crossing V <sub>IH</sub> (minimum) during the following START condition	1.3			μs
Clock Low Time	$t_{LOW}$	Measured at the V <sub>IL</sub> (maximum) crossing	1.3			μs
Clock High Time	t <sub>HIGH</sub>	Measured at the V <sub>IH</sub> (minimum) crossing	0.6			μs
Start Condition Set-Up Time	t <sub>SU:STA</sub>	SCL rising edge to SDA falling edge, both crossing the $V_{\rm IH}$ (minimum) level	0.6			μs
Start Condition Hold Time	t <sub>HD:STA</sub>	From SDA falling edge crossing V <sub>IL</sub> (maximum) to SCL falling edge crossing V <sub>IH</sub> (minimum)	0.6			μs
Input Data Set-Up Time	t <sub>SU:DAT</sub>	From SDA exiting the $V_{\rm IL}$ (maximum) to $V_{\rm IH}$ (minimum) window to SCL rising edge crossing $V_{\rm IL}$ (minimum)	100			ns
Input Data Hold Time	t <sub>HD:DAT</sub>	From SCL falling edge crossing V <sub>IH</sub> (minimum) to SDA entering the V <sub>IL</sub> (maximum) to V <sub>IH</sub> (minimum) window	0		0.9	μs
Stop Condition Set-Up Time	t <sub>SU:STO</sub>	From SCL rising edge crossing V <sub>IH</sub> (minimum) to SDA rising edge crossing V <sub>IL</sub> (maximum)	0.6			μs
Stop Condition Hold Time	t <sub>HD:STO</sub>	From SDA rising edge to SCL falling edge. Both crossing V <sub>IH</sub> (minimum)	0.6			μs
Data Output Hold Time	t <sub>DH</sub>	From SCL falling edge crossing $V_{\rm IL}$ (maximum) until SDA enters the $V_{\rm IL}$ (maximum) to $V_{\rm IH}$ (minimum) window	0			ns
SDA and SCL Rise Time	t <sub>R</sub>	From V <sub>IL</sub> (maximum) to V <sub>IH</sub> (minimum)			300	ns
SDA and SCL Fall Time	t <sub>F</sub>	From V <sub>IH</sub> (minimum) to V <sub>IL</sub> (maximum)			300	ns
SDA and SCL Bus Pull-Up Resistor Off-Chip	R <sub>OUT</sub>	Maximum is determined by $t_R$ and $t_F$ For $C_B$ = 400pF, maximum is $2k\Omega \sim 2.5k\Omega$ For $C_B$ = 40pF, maximum is $15k\Omega \sim 20k\Omega$	1			kΩ
Input Leakage (SCL, SDA)	I <sub>LI</sub>	-	-10		10	μA
EEPROM Write Cycle Time	t <sub>WR</sub>	+25°C			30	ms
· · · · · · · · · · · · · · · · · · ·		l	1			

#### Notes:

- 4. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Device MIN and/or MAX values are based on temperature limits established by characterization and are not production tested.
- 5. Compliance to datasheet limits is assured by one or more methods: production test, characterization, and/or design.

# 3.5 Symbol Table

WAVEFORM	INPUTS	OUTPUTS	WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY		DON'T CARE: CHANGES ALLOWED	CHANGING: STATE NOT KNOWN
	MAY CHANGE FROM LOW TO HIGH	WILL CHANGE FROM LOW TO HIGH		N/A	CENTER LINE IS HIGH IMPEDANCE
	MAY CHANGE FROM HIGH TO LOW	WILL CHANGE FROM HIGH TO LOW			

# 3.6 Timing Diagrams

# 3.6.1 External Temperature Configuration




Figure 3.1 External Temperature Configuration

## 3.6.2 Wake-Up Timing




Figure 3.2 Wake-Up Timing (from Sleep)

## 3.6.3 Power-Up Timing




Figure 3.3 Power-Up Timing (from Power-Up/Shutdown)

# 3.6.4 Change in FET Control




Figure 3.4 I<sup>2</sup>C FET Control Timing




Figure 3.5 FETSOFF FET Control Timing

## 3.6.5 Automatic Temperature Scan




Figure 3.6 Automatic Temperature Scan

# 3.6.6 Serial Interface Timing Diagrams




Figure 3.7 Serial Interface Bus Timing

# 3.6.7 Discharge Overcurrent/Short-Circuit Monitor




Figure 3.8 Discharge/Short-Circuit Monitor

## 3.6.8 Charge Overcurrent Monitor

(Assumes NO\_OCCR bit is '0')




Figure 3.9 Charge Overcurrent Monitor

#### **Functional Description** 4.

This IC is intended to be a stand-alone battery pack monitor, so it provides monitor and protection functions without requiring an external microcontroller.

The part operates power control FETs on the high side with a built-in charge pump for driving N-channel FETs. The current-sense function is also on the high side.

To extend battery life, power is minimized in all areas with parts of the circuit powered down a majority of the time. The RGO output stays on so that any connected microcontroller can remain on most of the time.

The ISL94202 includes:

- Input level shifter to enable monitoring of battery stack voltages
- 14-bit ADC converter, with voltage readings trimmed and saved as 12-bit results
- 1.8V voltage reference (0.8% accurate)
- 2.5V regulator, with the voltage maintained during sleep
- Automatic scan of the cell voltages; overvoltage, undervoltage, and sleep voltage monitoring
- Selectable overcurrent detection settings
  - Eight discharge overcurrent thresholds
  - Eight charge overcurrent thresholds
  - Eight short-circuit thresholds
  - 12-bit programmable discharge overcurrent delay time
  - 12-bit programmable charge overcurrent delay time
  - 12-bit programmable short-circuit delay time
- Current-sense monitor with gain that provides the ability to read the current-sense voltage
- Second external temperature sensor for use in monitoring the pack or power FET temperatures
- EEPROM for storing operating parameters and a user area for general purpose pack information

ISL94202 5. Battery Connections

# 5. Battery Connections

### 5.1 Power Path

Figure 5.1 shows the main power path connections for a single charge/discharge path.

These figures show Schottky diodes on the VDD pin. These are to maintain the voltage on the VDD pin during high current conditions or when the Charge FET is OFF. These are not needed if  $V_{DD}$  can be maintained within 0.5V of  $V_{BATT}$ .

The CHMON pin connects to the pack pin that receives the charge and the LDMON pin connects to the pack pin that drives the load. For the single path application, these pins can tie together.




Figure 5.1 Single Path FET Drive/Power Supply Detail

ISL94202 5. Battery Connections

### 5.2 Pack Configuration

A register in EEPROM (CELLS) identifies the number of cells that are supposed to be present, so the ISL94202 only scans these cells. This register is also used for the cell balance operation. The register contents are a 1:1 representation of the cells connected to the pack. For example, in a 6-cell pack, the value in CELLS is '11100111' (CFH), which indicates that Cells 1, 2, 3, 6, 7, and 8 are connected. Also see Figure 5.2.

### 5.3 Battery Cell Connections

Suggested connections for pack configurations varying from three cells to eight cells are shown in Figure 5.2.




Figure 5.2 Battery Connection Options

ISL94202 6. Operating Modes

## 6. Operating Modes

### 6.1 Power-Up Operation

When the ISL94202 first connects to the battery pack, it is unknown which pins connect first or in what order. When the VDD and VSS pins connect, the device enters the power-down state. It remains in this state until a charger is connected. The device will also power up if the CHMON pin is connected to the VDD pin through an outside resistor to simplify the PCB manufacture. It is possible that the pack powers up automatically when the battery stack is connected due to momentary conduction through the power FET G-S and G-D capacitors.

Once the charger connects (or CHMON connects), the internal power supply turns on. This powers up all internal supplies and starts the state machine. If some cells are not connected, the state machine recognizes this, either through the open-wire test (see "Typical Operating Conditions" on page 32) or because the monitored cell voltage reads zero when the "CELLS" register indicates that there should be a voltage at that pin. If the cell voltages do not read correctly, then the ISL94202 remains in the POR loop until conditions are valid for power-up. (It is for this reason that the factory default for the device is three cells. When manufacturing the application board, Cells 1, 2, and 8 must be connected to power up. If other cells are connected it is OK, but for the other cells to be monitored, the CELLS register needs to be changed.)

If the inputs all read "good" during this sequence, then the state machine enters the normal monitor state. In the normal state, if all cell voltages read "good" and there are no overcurrent or temperature issues and there is no load, the FETs turn on. To determine if there is a load, the device does a load check. This operation waits for about three seconds and then must see no load for two successive load monitor cycles (256ms apart).

During the POR operation, the RAM registers are all reset to default conditions from values saved in the EEPROM.

When the cell voltages drop, the ISL94202 remains on if the  $V_{DD}$  voltage remains above 1V and the VRGO voltage is above 2.25V. This is to maintain operation of the device in the event of a short drop in cell voltage due to a pack short-circuit condition. In the event of a longer battery stack voltage drop, the device will return to a power-down condition if  $V_{DD}$  drops below a POR threshold of about 3.5V when  $V_{RGO}$  is below 2.25V (see Figures 6.14 and 6.15).

- DO A VOLTAGE SCAN.
- ONLY LOOK AT CELLS THAT ARE SPECIFIED IN THE "CELL" REG.
- IF ALL CELL VOLTAGES AND TEMPS ARE OK, DO A LOAD TEST.
- IF THERE ARE ANY ERRORS, KEEP SCANNING VOLTAGES, TEMPERATURES, AND LOAD AT NORMAL SCAN RATES.




Figure 6.14 Power-On Reset State Machine

ISL94202 6. Operating Modes




Figure 6.15 Power-Up/Power-Down Low Voltage Waveforms

## 6.2 Wake-Up Circuit

When in Sleep mode, the wake-up circuit detects that the output pin is pulled low (as might be the case when a load is attached to the pack and the FETs are off) or pulled high (as might be the case when the charger is connected and the FETs are off).

The wake-up circuit does not draw significant continuous current from the battery.

Page 29 of 89

ISL94202 6. Operating Modes

#### 6.3 **Low Power States**

In order to minimize power consumption, most circuits are kept off when not being used and items are sampled when possible.

There are five power states in the device (see Figure 6.16).

#### 6.3.1 Normal mode

This is the normal monitoring/scan mode. In this mode, the device monitors the current continuously and scans the voltages every 32ms. If balancing is called for, then the device activates external balancing components. All necessary circuits are on and unnecessary circuits are off.

During the scan, the ISL94202 draws more current as it activates the input level shifter, the ADC, and data processing. Between scans, circuits turn off to minimize power consumption.

#### 6.3.2 Idle mode

If there is no current flowing for 0 to 15 minutes (set in the MOD register), then the device enters the Idle mode. In this mode, voltage scanning slows to every 256ms per scan. The FETs and the LDO remain on. In this mode, the device consumes less current, because there is more time between scans.

When the ISL94202 detects any charge or discharge current, the device exits the Idle mode and returns to the Normal mode of operation.

The device does not automatically enter the Idle mode if the µCSCAN bit is set to "1", because the microcontroller is in charge of performing the scan and controlling the operation.

Setting the Idle bit to "1" forces the device to enter Idle mode, regardless of current flow. When a µC sets the Idle bit, the device remains in Idle, regardless of the timer or the current. Setting the mode control bits to "0" allows the device to control the mode.

#### 6.3.3 Doze Mode

While in Idle mode, if there is no current flowing for another 0 to 16 minutes (same value as the idle timer), the device enters the Doze mode, where cell voltage sampling occurs every 512ms. The FETs and the LDO remain on. In this mode, the device consumes less current than in Idle mode, because there is more time between scans.

When the ISL94202 detects any charge or discharge current, the device exits Doze mode and returns to the Normal mode.

The device does not automatically enter the Idle mode if the µCSCAN bit is set to "1", because the microcontroller is in charge of performing the scan and controlling the operation.

Setting the Doze bit forces the device to enter the Doze mode, regardless of the current flow. When a microcontroller sets the Doze bit, the device remains in Doze mode regardless of the timer or the current. Setting the mode control bits to "0" allows the device to control the mode.

Note: Setting the Idle/Doze timer to 0 immediately forces the device into the Doze mode when there is no current.

#### 6.3.4 Sleep Mode

The ISL94202 enters the Sleep mode when the voltage on the cells drops below the sleep voltage threshold for a period of time, specified by the sleep delay timer. To prevent the device from entering the Sleep mode by a low voltage on the cells, the Sleep Voltage Level (SLL) register can be set to "0".

The device can also enter the Sleep mode from the Doze mode if there has been no detected current for more than the duration of the Sleep mode timer (set in the MOD register). In this case, the device remains in Doze mode until there has been no current for 0 to 240 minutes (with 16 minute steps).

The external microcontroller forces the ISL94202 to enter Sleep mode by writing to the Sleep bit (Register 88H). Setting the Sleep bit forces the Sleep mode, regardless of the current flow.



ISL94202 Operating Modes

Note: If both Idle/Doze and Sleep timers are set to "0", the device immediately goes to sleep. To recover from this condition, apply current to the device or hold the LDMON pin low (or CHMON pin high) and write non-zero values to the registers.

While in the Sleep mode, everything is off except for the 2.5V regulator and the wake up circuits. The device can be waken by LDMON connection to a load or CHMON connection to a charger.

#### 6.3.5 Power-Down Mode

This mode occurs when the voltage on the pack is too low for proper operation. This occurs when:

- $V_{DD}$  is less than the POR threshold and RGO < 2.25V. This condition occurs if cells discharge over a long period of
- V<sub>DD</sub> is less than 1V and RGO > 2.25V. This condition can occur during a short-circuit with minimum capacity cells. The V<sub>DD</sub> drops out, but the RGO cap maintains the logic supply.
- Any cell voltage is less than the UVLO threshold for more than about 160ms (and UVLOPD = 1).
- Commanded by an external µC.

Recovering out of any low power state brings the ISL94202 into the Normal operating mode.

#### 6.3.6 **Exceptions**

There is one exception to the normal sequence of mode management. When the microcontroller sets the µCSCAN bit, the internal scan stops. This means that the device no longer looks for the conditions required for sleep. The external microcontroller needs to manage the modes of operation.




Figure 6.16 ISL94202 Power States

#### **7**. **Typical Operating Conditions**

<u>Table 7.2</u> shows some typical device operating parameters.

**Typical Operating Conditions** Table 7.2

Function	Typical	Unit
ADC Resolution	14	Bits
ADC Results Saved (and calibrated)	12	Bits
ADC Conversion Time	10	μs
Overcurrent/Short-Circuit Scan Time	Continuous	
Voltage Scan Time (Time per Cell) Includes Settling Time	125	μs
Voltage Protection Scan Rate (Time between scans) Normal Mode; Idle Mode Doze Mode	32 256 512	ms
Internal Over-temperature Turn-on/Turn-off Delay Time	128	ms
External Temperature Autoscan On Time; TEMPO = 2.5V	0.2	ms
External Temperature Autoscan Off Time; TEMPO = 0V Normal Mode Idle Mode Doze Mode	128 1024 2048	ms
Wake-Up Delay from Sleep. Time to Turn On Power FETs Following Load or Charger Connection. All Pack Conditions OK.	140	ms
Wake-Up Delay from Shutdown or Initial Power-Up. Time to Turn On Power FETs Following Charger Connection. All Pack Conditions OK.	3	sec
Default Idle/Doze Mode Delay Times	10	min
Default Sleep Mode Delay Time	90	min

ISL94202 8. Cell Fail Detection

### 8. Cell Fail Detection

The Cell Fail (CELLF) condition indicates that the difference between the highest voltage cell and the lowest voltage cell exceeds a programmed threshold (as specified in the CBDU register). Once detected, the CELLF condition turns off the cell balance FETs and the power FETs, but only if the  $\mu$ CFET bit = "0." Setting the  $\mu$ CFET bit = 1 prevents the power FETs from turning off during a CELLF condition. The microcontroller is then responsible for the power FET control.

An EEPROM bit, CFPSD, when set to "1", enables the PSD activation when the ISL94202 detects a Cell Fail condition. When CELLF = 1 and CFPSD = 1, the power FETs and cell balance FETs turn off, PLUS the PSD output goes active. The pack designer can use the PSD pin output to deactivate the pack by blowing a fuse.

The CELLF function can be disabled by setting the CBDU value to FFFH. In this case, the voltage differential can never exceed the limit. However, disabling the cell fail condition also disables the open-wire detection (see "Open-Wire Detection" on page 34).

## 9. Open-Wire Detection


The ISL94202 device has a special, open-battery wire detection function that prevents the cells from being excessively charged or discharged by turning off the power FETs if there is an open wire. Additionally, the open-wire detection function prevents the operation of cell balancing when there is an open wire. Cell balancing with an open wire should be avoided for two reasons. First, an open wire compromises cell balancing. Second, excessive voltage may appear on the ISL94202 VCn input pins if the cell balance turns on the external balancing FET when there is an open wire. Internal clamps and input series resistors prevent damage as a result of short term exposure to higher input voltages.

The open-wire feature uses built in circuits to force short pulses of current into or out of the input capacitors (see <u>Figure 9.17</u>). When there is no open wire, the battery cell itself changes little in response to the open-wire test.

The open-wire operation is disabled by setting a control bit (DOWD) to "1". When enabled (DOWD = 0), the ISL94202 performs an open-wire test when the CELLF condition exists and then once every 32 voltage scans as long as the CELLF condition remains. A CELLF condition is the first indication that there might be an open wire.


In operation, the open-wire circuit pulls (or pushes) 1mA of current sequentially on each VCn input for a period of time. The open-wire on-time is programmable by a value in the OWT register. The pulse duration is programmable between 1µs and 512ms. The default values for current and time are 1mA current and 1ms duration. Note that, in the absence of a battery cell, 1mA input current, along with an external capacitor of 4.7nF, changes the voltage of the input to the open-wire threshold of -1.4V (relative to the adjacent cell) within 30µs. With the cell present, the voltage will have a negligible change.

Each input has a comparator that detects if the voltage on an input drops more than 1.4V below the voltage of the cell below. Exceptions are VC1 and VC0. For VC1, the circuit looks to see if the voltage drops below 1V. For VC0, the circuit looks to see if the voltage exceeds 1.4V. If any comparator trips, then the device sets an OPEN error flag indicating an open-wire failure and disables cell balancing. See Figure 9.18 on page 35 for sample timing.



NOTE: THE OPEN-WIRE TEST IS RUN ONLY IF THE DEVICE DETECTS THE CELLF CONDITION AND THEN ONCE EVERY 32 VOLTAGE SCANS WHILE A CELLF CONDITION EXISTS. EACH CURRENT SOURCE IS TURNED ON SEQUENTIALLY.

Figure 9.17 Open-Wire Detection



#### Notes:

- 1. Voltage drop =  $1mA * 1k\Omega = 1V$ .
- 2. Voltage =  $V_F$  of CB5 Balance FET body diode + (1mA \* 1k $\Omega$ ).
- 3. OWPSD bit = 0.
- 4. This time is 8s in Idle and 16s in Doze.
- 5. This 32ms scan rate increases to 256ms in Idle and 512ms in Doze.

#### Figure 9.18 Open-Wire Test Timing

With the open-wire setting of 1mA, input resistors of  $1k\Omega$  create a voltage drop of 1V. This voltage drop, combined with the body diode clamp of the cell balance FET, provides the -1.4V needed to detect an open wire. For this reason and for the increased protection, it is not recommended that smaller input series resistors be used. For example, with a  $100\Omega$  input resistor, the voltage across the input resistor drops only 0.1V. This will not allow the input open-wire detection hardware to trigger (although the digital detection of an open wire still works, the hardware detection automatically turns off the open-wire current).

Input resistors larger than  $1k\Omega$  may be desired to increase the input filtering. This is allowed in the open-wire test, by providing an increase in the detection time (by changing the OWT value.) However, increasing the input resistors can significantly affect measurement accuracy. The ISL94202 has up to  $2\mu A$  variation in the input measurement current. This amounts to about 2mV measurement error with 1k resistors (this error has been factory calibrated out). However,  $10k\Omega$  resistors can result in up to 20mV measurement errors. To increase the input filtering, the preferred method is to increase the size of the capacitors.

Depending on the selection of the input filter components, the internal open-wire comparators may not detect an open-wire condition. This might happen if the input resistor is small. In this case, the body diode of the cell balance FET may clamp the input before it reaches the open-wire detection threshold. To overcome this limitation and provide a redundant open-wire detection, at the end of the open-wire scan, all input voltages are converted to digital values. If any digital value equals 0V (minimum) or 4.8V (maximum), the device sets an OPEN error flag indicating an open-wire failure.

When an open-wire condition occurs and the "Open-Wire Power Shutdown" (OWPSD) bit is equal to "0", the ISL94202 turns off all power FETs and the cell balance FETs, but does not set the PSD output. While in this condition, the device continues to operate normally in all other ways (i.e., the cells are scanned and the current monitored. As time passes, the device drops into lower power modes).

When an open-wire condition occurs and OWPSD = 1, the OPEN flag is set, the ISL94202 turns off all power FETs, and the cell balance FETs and the ISL94202 sets the PSD output port active.

The device can automatically recover from an open-wire condition, because the open-wire test is still functional, unless the OWPSD bit equals 1 and the PSD pin blows a fuse in the pack. If the open-wire test finds that the open wire has been cleared, then OPEN bit is reset and other tests determine whether conditions allow the power FETs to turn back on.

The open-wire test hardware has two limitations. First, it depends on the CELLF indicator. If the Cell Balance Maximum Voltage Delta (CBDU) value is set to high (FFFh for example), then the device may never detect a CELLF condition. The second limitation is that the open-wire test does not happen immediately. First, a scan must detect a CELLF condition. CELLF detection happens in a maximum of 32ms (Normal mode) or in a maximum of 256ms (Doze mode). Once CELLF is detected, the open-wire test occurs on the next scan, 32ms to 256ms later.

# 10. Current and Voltage Monitoring

There are two main automatic processes in the ISL94202. The first are the current monitor and overcurrent shutdown circuits. The second are the voltage, temperature, and current analog-to-digital scan circuits.

### 10.1 Current Monitor

The current monitor is an analog detection circuit that tracks the charge and discharge current and current direction. The current monitor circuit is on all the time, except in Sleep and Power-Down modes.

The current monitor compares the voltage across the sense resistor to several different thresholds. These are short-circuit (discharge), overcurrent (discharge), and overcurrent (charge). If the measured voltage exceeds the specified limit, for a specified duration of time, the ISL94202 acts to protect the system, as described in the following section.

The current monitor also tracks the direction of the current. This is a low-level detection and indicates the presence of a charge or discharge current. If either condition is detected, the ISL94202 sets an appropriate flag.

## 10.2 Current Sense

The current-sense element is on the high-side of the battery pack.

The current-sense circuit has a gain x5, x50, or x500. The sense amplifier allows a very wide range of currents to be monitored. The gain settings allow a sense resistor in the range of  $0.3m\Omega$  to  $5m\Omega$ . A diagram of the current-sense circuit is shown in Figure 10.19.

There are two parts of the current-sense circuit. The first part is a digital current monitor circuit. This circuit allows the current to be tracked by an external microcontroller or computer. The current-sense amplifier gain in this current measurement is set by the [CG1:CG0] bits. The 14-bit offset adjusted ADC result of the conversion of the voltage across the current-sense resistor is saved to RAM, as well as a 12-bit value that is used for threshold comparisons. The offset adjustment is based on a "factory calibration" value saved in EEPROM.

The digital readouts cover the input voltage ranges shown in Table 10.3.

Table 10.3 Maximum Current Measurement Range

Gain Setting		Voltage Range (mV)	Current Range (RSENSE = 1mΩ)
	5x	-250 to 250	-250A to 250A
	50x	-25 to 25	-25A to 25A
	500x	-2.5 to 2.5	-2.5A to 2.5A




Figure 10.19 Block Diagram for Overcurrent Detect and Current Monitoring

The second part is the analog current direction, overcurrent, and short-circuit detect mechanisms. This circuit is on all the time. During the operation of the overcurrent detection circuit, the sense amplifier gain is automatically controlled.

For current direction detection, there is a 2ms digital delay for getting into or out of either direction condition. This means that charge current detection circuit needs to detect an uninterrupted flow of current out of the pack for more than 2ms to indicate a discharge condition. Then, the current detector needs to identify that there is a charge current or no current for a continuous 2ms to remove the discharge condition.

The overvoltage and short-circuit detection thresholds are programmable using values in the EEPROM. The discharge overcurrent thresholds are shown in <u>Table 10.4</u>. The charge overcurrent thresholds are shown in <u>Table 10.5</u>. The discharge short-circuit thresholds are shown in <u>Table 10.6</u>.

Table 10.4 Discharge Overcurrent Threshold Voltages

OCD	Threshold	Equivalent Current (A)				
SETTING	(mV)	0.3mΩ	0.5mΩ	1mΩ	2mΩ	5mΩ
000	4	13.3	8	4	2	0.8
001	8	26.6	16	8	4	1.6
010	16	53.3	32	16	8	3.2
011	24	80	48	24	12	4.8
100	32	106.7	64	32	16	6.4
101	48	( <u>Note 1</u> )	96	48	24	9.6
110	64	( <u>Note 1</u> )	( <u>Note 1</u> )	64	32	12.8
111	96	( <u>Note 1</u> )	( <u>Note 1</u> )	( <u>Note 1</u> )	48	19.2

Note:

Table 10.5 Charge Overcurrent Threshold Voltages

ОСС	Threshold	Equivalent Current (A)					
Setting	(mV)	0.3mΩ	0.5mΩ	1mΩ	2mΩ	5mΩ	
000	1	3.3	2	1	0.5	0.2	
001	2	6.7	4	2	1	0.4	
010	4	13.3	8	4	2	0.8	
011	6	20	12	6	3	1.2	
100	8	26.6	16	8	4	1.6	
101	12	40	24	12	6	2.4	
110	16	53.3	32	16	8	3.2	
111	24	80	48	24	12	4.8	

Table 10.6 Discharge Short-Circuit Current Threshold Voltages

DSC	Threshold	Equivalent Current (A)				
Setting	(mV)	0.3mΩ	0.5mΩ	1mΩ	2mΩ	5mΩ
000	16	53.3	32	16	8	3.2
001	24	80	48	24	12	4.8
010	32	106.7	64	32	16	6.4
011	48	160	96	48	24	9.6
100	64	213.3	128	64	32	12.8
101	96	( <u>Note 1</u> )	192	96	48	19.2
110	128	( <u>Note 1</u> )	( <u>Note 1</u> )	128	64	25.6
111	256	( <u>Note 1</u> )	( <u>Note 1</u> )	Note	128	51.2

Note:

The charge and discharge overcurrent conditions and the discharge short-circuit condition need to be continuous for a period of time before an overcurrent condition is detected. These times are set by individual 12-bit timers. The timers consist of a 10-bit timer value and a 2-bit scale value (see <u>Table 10.7</u>).

Table 10.7 Charge/Discharge Overcurrent/Short-Circuit Delay Times

[OCCTB:A] [OCDTB:A] [SCTB:A] Scale Value	[OCCT9:0] [OCDT9:0] [SCT9:0] Delay (10-bit Value)	
00	0 to 1024µs	
01	0 to 1024ms	
10	0 to 1024s	
11	0 to 1024 minutes	



<sup>1.</sup> These selections may not be reasonable due to sense resistor power dissipation.

<sup>1.</sup> These selections may not be reasonable due to sense resistor power dissipation. Assumes short-circuit FET turn off in 10ms or less.

#### 10.3 Overcurrent and Short-Circuit Detection

The ISL94202 continually monitors current by mirroring the current across a current-sense resistor (between the CS1 and CS2 pins) to a resistor to ground.

- A discharge overcurrent condition exists when the voltage across the external sense resistor exceeds the discharge overcurrent threshold, set by the discharge overcurrent threshold bits [OCD2:OCD0], for an overcurrent time delay, set by the discharge overcurrent timeout bits [OCDTB:OCDT0]. This condition sets the DOC bit high. The LD PRSNT bit is also set high at this time. If the µCFET bit is 0, then the power FETs turn off automatically. If the µCFET bit is 1, then the external  $\mu C$  must control the power FETs.
- · A charge overcurrent condition exists when the voltage across the external sense resistor exceeds the charge overcurrent threshold, set by the charge overcurrent threshold bits [OCC2:OCC0], for an overcurrent time delay, set by the discharge overcurrent timeout bits [OCCTB:OCCT0]. This condition sets the COC bit high. The CH PRSNT bit is also set high at this time. If the µCFET bit is 0, then the power FETs turn off automatically. If the µCFET bit is 1, then the external µC must control the power FETs.
- A discharge short-circuit condition exists when the voltage across the external sense resistor exceeds the discharge short-circuit threshold, set by the discharge short-circuit threshold bits [SCD2:SCD0], for an overcurrent time delay, set by the discharge short-circuit timeout bits [SCDTB:SCDT0]. This condition sets the DSC bit high. The LD PRSNT bit is also set high at this time. The power FETs turn off automatically in a short-circuit condition, regardless of the condition of the uCFET bit.

### 10.4 Overcurrent and Short-Circuit Response (Discharge)

Once the ISL94202 enters the discharge overcurrent protection or short-circuit protection mode, the ISL94202 begins a load monitor state. In the load monitor state, the ISL94202 waits three seconds and then periodically checks the load by turning on the LDMON output for 0 to 15ms every 256ms. Program the pulse duration with the [LPW3:LPW0] bits in EEPROM.

When turned on, the recovery circuit outputs a small current (~60µA) to flow from the device and into the load. With a load present, the voltage on the LDMON pin is low and the LD PRSNT bit remains set to "1". When the load rises to a sufficiently high resistance, the voltage on the LDMON pin rises above the LDMON threshold and the LD PRSNT bit is reset. When the load has been released for a sufficiently long period of time (two successive load sample periods) the ISL94202 recognizes that the conditions are OK and resets the DOC or DSC bits.

If the μCFET bit is 0, then the device automatically re-enables the power FETs by setting the DFET and CFET (or PCFET) bits to "1" (assuming all other conditions are within normal ranges). If the μCFET bit is 1, then the μC must turn on the power FETs.

An external microcontroller can override the automatic load monitoring of the device. It does this by taking control of the load monitor circuit (set the  $\mu$ CLMON bit = 1) and periodically pulsing the LMON EN bit. When the microcontroller detects that LD PRSNT = 0, the µC sets the CLR LERR bit to "1" (to clear the error condition and reset the DOC or DSC bit) and sets the DFET and CFET (or PCFET) bits to "1" to turn on the power FETs.


# 10.5 Overcurrent Response (Charge)

Once the ISL94202 enters the charge Overcurrent Protection mode, the ISL94202 begins a charger monitor state. In the charger monitor state, the ISL94202 periodically checks the charger connection by turning on the CHMON output for 0ms to 15ms every 256ms. Program the use duration with the [CPW3:CP0] bits in EEPROM.

When turned on, the recovery circuit checks the voltage on the CHMON pin. With a charger present, the voltage on the CHMON pin is high (>9V) and the CH\_PRSNT bit remains set to "1". When the charger connection is removed, the voltage on the CHMON pin falls below the CHMON threshold and the CH\_PRSNT bit is reset. When the charger has been released for a sufficiently long period of time (two successive sample periods), the ISL94202 recognizes that the conditions are OK and clears the COC bit.

If the  $\mu$ CFET bit is 0, the device automatically re-enables the power FETs by setting the DFET and CFET (or PCFET) bits to "1" (assuming all other conditions are within normal ranges). If the  $\mu$ CFET bit is 1, then the  $\mu$ C must turn on the power FETs.

An external microcontroller can override the automatic charger monitoring of the device. It does this by taking control of the load monitor circuit (set the  $\mu$ CCMON bit = 1) and periodically pulsing the CMON\_EN bit. When the microcontroller detects that CH\_PRSNT = 0, the  $\mu$ C sets the CLR\_CERR bit to "1" (to clear the error condition and reset the COC bit) and sets the DFET and CFET (or PCFET) bits to "1" to turn on the power FETs.



### Notes:

- 1. When  $\mu$ CFET = 1, COC bit is reset when the CLR\_CERR is set to "1".
- 2. When  $\mu$ CFET = 0, COC is reset by the ISL94202 when the condition is released

Figure 10.20 Charge Overcurrent Protection Mode - Event Diagram

# 10.6 Microcontroller Overcurrent FET Control Protection

If any of the microcontroller override bits ( $\mu$ CSCAN,  $\mu$ CFET,  $\mu$ CLMON,  $\mu$ CCMON, or  $\mu$ CBAL) are set to "1" and the microcontroller does not send a valid slave byte to the ISL94202 within the watchdog timeout period, then the microcontroller control bits are all reset, the device turns off the power FETs and the balance FETs, and the  $\overline{\text{INT}}$  output provides a  $1\mu s$  pulse one time per second.




Figure 10.21 Discharge Overcurrent Protection Mode - Event Diagram

Notes:


- 3. When  $\mu$ CFET = 1, CFET, DFET and PCFET are controlled by external  $\mu$ C. When  $\mu$ CFET = 0, CFET, DFET and PCFET are controlled automatically by the ISL94202.
- 4. When  $\mu$ CFET = 1, DOC and DSC bits are reset by setting the CLR\_LERR bit. When  $\mu$ CFET = 0, DOC and DSC are reset by the ISL94202 when the condition is released.
- 5. PCFET turns on if any cell voltage is less than LVCHG threshold. Otherwise CFET turns on.
- 6. DFET does not turn on if any cell is less than the UV threshold, unless the DFODUV bit is set.

# 10.7 Voltage, Temperature, and Current Scan

The voltage scan consists of the monitoring of the digital representation of the current, cell voltages, temperatures, pack voltage, and regulator voltage. This scan occurs once every 32ms, 256ms, or 512ms (depending on the mode of operation, see <u>Figure 10.22</u>). The temperature, pack voltage, and regulator voltage are scanned only every fourth scan. The open wire is scanned every 32nd scan as long as the CELLF condition exists.

After each measurement scan, the ISL94202 performs an offset adjustment and stores the values in RAM. After the values are stored, the state machine executes compare operations that determine if the pack is operating within limits. See <a href="Figure 10.22">Figure 10.22</a> for details on the scan sequence.

During manufacture, Intersil provides calibration values in the EEPROM for each cell voltage reading. When there is a new conversion for a particular voltage, the calibration is applied to the conversion.



CURRENT/VOLTAGE/TEMPERATURE MONITOR (EVERY 4TH CYCLE)




Figure 10.22 Cell Voltage, Current, Temperature Scanning

Notes:

- 7. The open-wire test performed every 32 voltage scans, if CELLF = 1, just prior to the scan.
- 8. FETs turn off immediately if there is an error, but they do not turn on until the end of the voltage scan (at "FET update" if everything else is OK). An exception to this is when a device wakes up when connected to a load. In this case, the FETs turn on immediately on wake-up, then a scan begins.
- 9. The voltage scan can be turned off by an external microcontroller by setting the μCSCAN bit. This bit is monitored by the watchdog timer, so if an external microcontroller stops communicating with the ISL94202 for more than the WDT period, this bit is automatically reset and the scan resumes.

### 10.8 Cell Voltage Monitoring

The circuit that monitors the input cell voltage multiplies the cell voltage by 3/8. The ADC converts this voltage to a digital value, using a 1.8V internal reference. The ADC produces a calibrated 14-bit value, but only 12 bits are stored in the cell registers (see Figure 10.23.)

In manufacturing, each cell voltage is calibrated at 3.6V per cell and at +25°C. This calibrated value is used for all subsequent voltage threshold comparisons.

The ISL94202 has two different overvoltage and undervoltage level comparisons, OVLO/UVLO and OV/UV. While both use the ADC converter output values and a digital comparator, the responses are different. The OVLO and UVLO levels are meant to be secondary thresholds above and below the OV and UV thresholds.

#### 10.8.1 **UVLO and OVLO**

Because they provide a secondary safety condition, OVLO and UVLO can cause the pack to shut down, either permanently, as in the case of an OVLO when the PSD pin connects to an external fuse; or severely, as in the case of an UVLO when the device powers down and requires connection to a charger to recover.

The OVLO condition can be overridden by setting the OVLO threshold to FFFH or by an external µC setting the  $\mu$ CSCAN bit to override the internal automatic scan, then turning on the CFET. However, if the  $\mu$ C takes permanent control of the scan, the µC needs to take over the scan for all cells and all control functions, including comparisons of the cell voltage to OV and UV thresholds, managing time delays, and controlling all cell balance functions.

The UVLO response can be overridden by setting the UVLO threshold to 0V. The device can respond to the UVLO condition by entering the Power-Down mode (set UVLOPD in EEPROM to "1") or by turning off the FETs and setting the UVLO bit (UVLOPD = "0").

When the UVLOPD bit is set to "1" (indicating that the ISL94202 should power down during a UVLO condition) and the  $\mu$ CFET bit is set to "1" (indicating that the  $\mu$ C is in control of the FETs), the automatic UVLO control forces a power-down condition, overriding the µC FET control.

The UVLO and OVLO detection both have delays of 5 sample cycles (typically 160ms) to prevent noise generated entry into the mode.

The OVLO and UVLO values are each set by 12-bit values in EEPROM.

The OVLO has a recovery threshold of OVR and UVLO has a recovery threshold of UVR (if the response overrides have been set). If the response overrides are not set, then the recovery thresholds are usually irrelevant; for example, when the UVLO forces the device into a power-down condition or the OVLO condition caused a PSD controlled fuse to blow.

#### 10.8.2 UV, OV, and Sleep

UV, OV, and SLP thresholds are set by individual 12-bit values.

UV and OV recovery thresholds are set by individual 12-bit values.

The voltage protection scan occurs once every 32ms in normal operation. If there has been no activity (no charge or discharge current) detected in a programmable period of 1 to 16 minutes, then the scan occurs every 256ms (Idle mode). If no charge or discharge condition has been detected in Idle mode for the programmable period, then the scan occurs every 512ms.

If an overvoltage, undervoltage, or sleep condition is detected and is pending, the scan rate remains unchanged. It can take longer to detect the fault condition in Idle or Doze modes. The scan rate is determined by the mode of operation and the mode of operation is determined solely by the time since pack charge/discharge current was detected.




Figure 10.23 Block Diagram of Cell Voltage Capture

During a scan, each cell is monitored for overvoltage, undervoltage, and sleep voltage. The voltage will also be converted to an ADC value and be stored in memory.

If, during the scan, a voltage is outside the set limit, then a timer starts. There is one timer for all of the cells. If the condition remains on any cell or combination of cells for the duration of the time period, an error condition exists. This sets the appropriate flag and notifies the protection circuitry to take action (if automatic action is enabled).

The timeout delays for OV, UV, and Sleep are each 12-bit values stored in EEPROM (see <u>Table 10.8</u>).

Table 10.8 OV, UV, Sleep Delay Times

Scale Value	Delay (10-Bit Value)
00 0 to 1024μs	
01	0 to 1024ms
10	0 to 1024s
11	0 to 1024min

The control logic for overvoltage, undervoltage, and sleep conditions is shown in <u>Table 10.8</u>, <u>Figure 10.24</u> and <u>Figure 10.25 on page 48</u>.

### 10.9 Overvoltage Detection/Response

The device needs to monitor the voltage on each battery cell  $(V_{Cn})$ . If for any cell,  $[V_{Cn-VC(n-1)}] > V_{OV}$  for a time exceeding  $t_{OV}$ , the device sets an OV flag. Then (if  $\mu$ CFET = 0), the ISL94202 turns the charge FET OFF, by setting the CFET bit to "0". Once the OV flag is set the pack has entered Overcharge Protection mode. The status of the discharge FET remains unaffected.

The charge FET remains off until the voltage on the overcharged cell drops back below a recovery level,  $V_{OVR}$ , for a recovery time period, t<sub>OVR</sub>. The t<sub>OVR</sub> time equals the t<sub>OV</sub> time.

The detection timer and recovery timer are asynchronous to the voltage threshold. As a result, a setting of 1s can result in a delay time of 1s to 2s, depending on when the OV/OVR is detected. For a setting of 1000ms, the detection time will be within 1ms.

The device further continues to monitor the battery cell voltages and is released from overcharge protection mode when  $[V_{Cn-VC(n-1)}] < V_{OVR}$  for more than the overcharge release time, for all cells.

When the device is released from overcharge protection mode, the charge FET is automatically switched ON (if  $\mu$ CFET = 0). When the device returns from Overcharge Protection mode, the status of the discharge FET remains unaffected.

During charge, if the voltage on any cell exceeds an End-Of-Charge threshold (EOCS), then an EOCHG bit is set and the EOC output is pulled low. The EOCHG bit and the EOC output resume normal conditions when the voltage on all cells drops back below the [EOCS - 117mV] threshold.

There is also an overvoltage lockout. When this level is reached, an OVLO bit is set, the PSD output is set, and the charge FET or precharge FET is immediately turned off (by setting the CFET or PCFET bit to "0"). The PSD output can be used to blow a fuse to protect the cells in the pack.

If, during an OV condition, the μCFET bit is set to "1", the microcontroller must control both turn off and turn on of the charge and precharge power FETs. This does not apply to the OVLO condition.

The device includes an option to turn the charge FET back on in an overvoltage condition, if there is discharge current flowing out of the pack. This option is set by the CFODOV (CFET ON During Overvoltage) Flag stored in EEPROM. Then, if the discharge current stops and there is still an overcharge condition on the cell, the device again disables the charge FET.




Figure 10.24 Overvoltage Protection Mode-Event Diagram

Page 48 of 89




Figure 10.25 Undervoltage Protection Mode-Event Diagram 10.10 Undervoltage Detection/Response

If  $V_{Cn} < V_{UV}$ , for a time exceeding  $t_{UVT}$ , the cells are said to be in an overdischarge (undervoltage) state. In this condition, the ISL94202 sets a UV bit. If the  $\mu$ CFET bit is set to "0", the ISL94202 also switches the discharge FET OFF (by setting the DFET bit = 0).

While any cell voltage is less than a low voltage charge threshold, and if the PCFETE bit is set, the PCFET output is turned on instead of the CFET output. This enables a precharge condition to limit the charge current to undervoltage cells.

From the undervoltage mode, if the cells recover to above a  $V_{UVR}$  level for a time exceeding  $t_{UVT}$  plus three seconds, the ISL94202 pulses the LDMON output once every 256ms and looks for the absence of a load. The pulses are of programmable duration (0ms to 15ms) using the [LPW3:LPW0] bits. During the pulse period, a small current ( $\sim$ 60 $\mu$ A) is output into the load. If there is no load, then the LDMON voltage will be higher than the recovery threshold of 0.6V. When the load has been removed and the cells are above the undervoltage recovery level, the ISL94202 clears the UV bit and, if  $\mu$ CFET = 0, turns on the discharge FET and resumes normal operation.

Note, the  $t_{UV}$  detection timer and  $t_{UVR}$  recovery timer are asynchronous to the voltage threshold. As a result, a setting of 1s can result in a delay time of 1s to 2s (and a recovery time of 3s to 4s), depending on when the UV/UVR is detected. For a setting of 1000ms, the detection time will be within 1ms.

If any of the cells drop below a sleep threshold (VCn < V<sub>SLP</sub>) for a period of time (t<sub>SLT</sub>), the device sets the Sleep bit and (if  $\mu$ CFET = 0), the ISL94202 turns off both FETs (DFET and CFET = 0) and puts the pack into a Sleep mode by setting the Sleep bit to "1". If the  $\mu$ CFET bit is set, the device does not go to sleep.

There is also an undervoltage lockout condition. This is detected by comparing the cell voltages to a programmable UVLO threshold. When any cell voltage drops below the UVLO threshold and remains below the threshold for five voltage scan periods ( $\sim$ 160ms), a UVLO bit is set and the  $\overline{SD}$  output pin goes active. If UVLOPD = 0 and  $\mu$ CFET = 0, the DFET is also turned off. If UVLOPD = 1, then the ISL94202 goes into a power-down state.

If the  $\mu$ CFET bit is set to "1", the microcontroller must both turn off and turn on the discharge power FETs and control the sleep and power-down conditions.

The device includes an option to turn the discharge FET back on in an undervoltage condition, if there is a charge current flowing into the pack. This option is set by the DFODUV (DFET ON During Undervoltage) Flag stored in EEPROM. Then, if the charge current stops and there is still an undervoltage condition on the cell, the device again disables the discharge FET.

# 10.11 Temperature Monitoring/Response

As part of the normal voltage scan, the ISL94202 monitors both the temperature of the device and the temperature of two external temperature sensors. External Temperature 2 can be used to monitor the temperature of the FETs, instead of the cells, by setting the xT2M bit to "1".

The temperature voltages have two gain settings (the same gain for all temperature inputs). For external temperatures, a TGain bit = 0, sets the gain to 2x (full scale input voltage = 0.9V). A TGain bit = 1 and sets the gain to 1x (full scale input voltage = 1.8V). See Figure 10.26.

The default temperature gain setting is x2, so the temperature monitoring circuit of  $T_{GAIN} = 0$  (GAIN = 2) is preferred. This configuration has other advantages. The temperature response is more linear and covers a wider temperature range before nearing the limits of the ADC reading.

The internal temperature reading converts from voltage to temperature using (EQ. 1) and (EQ. 2):

TGain = 1 
$$\frac{\text{intTemp}(mV) \times 1000}{0.92635} - 273.15 = ICTemp(^{\circ}C)$$
 (EQ. 1)

TGain = 0 
$$\frac{\text{intTemp(mV)} \times 1000}{1.8527} - 273.15 = \text{ICTemp(°C)}$$
 (EQ. 2)

If the temperature of the IC (Internal Temp) goes above a programmed over-temperature threshold, then the ISL94202 sets an over-temperature flag (IOT), prevents cell balancing and turns off the FETs.





Figure 10.26 External Temperature Circuits






Figure 10.27 Temperature Management State Machine

# 10.11.1 Over-Temperature

If the temperature of either of the external temperature sensors (xT1 or xT2), as determined by an external resistor and thermistor, goes below any of the thresholds (charge, discharge, and cell balance as set by internal EEPROM values), indicating an over-temperature condition, the ISL94202 sets the corresponding over-temp flag.

If the automatic responses are enabled ( $\mu$ CFET = 0), the Charge Over-Temperature (COT) or Discharge Over-Temperature (DOT) flag is set and the corresponding charge or discharge FET is turned off. For series FET applications, COT will not shut off CFET during discharge regardless of  $\mu$ CFET setting. If the Cell Balance Over-Temperature (CBOT) flag is set, the device turns off the balancing outputs and prevents cell balancing while the condition exists.

If the automatic responses are disabled ( $\mu$ CFET = 1), then the ISL94202 only sets the flags and an external microcontroller responds to the condition.

An exception to the above occurs if the xT2 sensor is configured as a FET temperature indicator (XT2M = 1). In this case, the xT2 is not compared to the cell balance temperature thresholds, it is used only for power FET control.

# 10.11.2 Under-Temperature

If the temperature of either of the external temperature sensors (xT1 or xT2), as determined by an external resistor and thermistor, goes above any of the thresholds (charge, discharge, and cell balance as set by internal EEPROM values), indicating an under-temperature condition, the ISL94202 sets the corresponding under-temperature flag.

If the xT1 automatic responses are enabled ( $\mu$ CFET = 0), then the Charge Under-Temperature (CUT) or Discharge Under-Temperature (DUT) flag is set the corresponding charge or discharge FET is turned off. For series FET applications, CUT will not shut off CFET during discharge regardless of  $\mu$ CFET setting. If the Cell Balance Under-Temperature (CBUT) flag is set, the device turns off cell balancing outputs and prevents cell balancing.

If the xT2 automatic responses are disabled ( $\mu$ CFET = 1) then the ISL94202 only sets the flags and an external microcontroller responds to the condition.

An exception to the above occurs if the xT2 sensor is configured as a FET temperature indicator (XT2M = 1). In this case, the xT2 is not compared to the cell balance temperature thresholds. It is used only for power FET control).

For both xT1 and xT2, when the temperature drops back within a normal operating range, the over or under-temperature condition is reset.

# 10.12 Microcontroller Read of Voltages

An external microcontroller can read the value of any of the internally monitored voltages independently of the normal voltage scan. To do this requires that the  $\mu C$  first set the  $\mu CSCAN$  bit. This stops the internal scan and starts the watchdog timer. If the  $\mu C$  maintains this state, then communication must continue and the  $\mu C$  must manage all voltage and current pack control operations as well as implement the cell balance algorithms. However, if the  $\mu CSCAN$  bit remains set for a short period of time, the device continues to monitor voltages and control the pack operation.

Once the  $\mu$ CSCAN bit is set, the external  $\mu$ C writes to register 85H to select the desired voltage and to start the ADC conversion (set the ADCSTRT bit to "1" to start an ADC conversion). Once the conversion is complete, the results are read from the ADC registers [ADCD:ADC0]. The result is a 14-bit value. The ADC conversion takes about 100 $\mu$ s or the  $\mu$ C can poll the I<sup>2</sup>C link waiting for an ACK to indicate that the ADC conversion is complete.

If the  $\mu$ CSCAN bit is set when the ISL94202 internal scan is scheduled, then the internal scan pauses until the  $\mu$ CSCAN bit is cleared and the internal scan occurs immediately.

Reading an ADC value from the µC requires the following sequence (and time) to complete:

Table 10.9 µC Controlled Measurement of Individual Voltages

Step	Operation	Number I <sup>2</sup> CCycles	Time at 400kHz I <sup>2</sup> C CLK (ea.) (μs)	Time (Cumulative) (µs)
1	Set µCSCAN bit	29	72.5	72.5
2	Set voltage and start ADC	29	72.5	145
3	Wait for ADC complete	N/A	110	255
4	Read register AB	29	72.5	327.5
5	Read register AA	29	72.5	410
6	Clear µCSCAN bit	29	100	472.5

To sample more than one time (for averaging), repeat Steps 2 through 5 as many times as desired. However, if this is a continuous operation, care must be taken to monitor other pack functions or to pause long enough for the ISL94202 internal operations to collect data to control the pack. A burst of five measurements takes about 1.8ms.

# 10.13 Voltage Conversions

To convert from the digital value stored in the register to a "real world" voltage, the following conversion equations should be used.

The term "HEXvalue<sub>10</sub>" means the Binary to Decimal conversion of the register value.

# 10.13.1 Cell Voltages

Cell Voltage = 
$$\frac{\text{HEXvalue}_{10} \times 1.8 \times 8}{4095 \times 3}$$
 (EQ. 3)

The cell voltage conversion equation is also used to set the voltage thresholds.

## 10.13.2 Pack Current

Pack Current = 
$$\frac{\text{HEXvalue}_{10} \times 1.8}{4095 \times \text{Gain} \times \text{SenseR}}$$
 (EQ. 4)

Gain is the gain setting in register 85H, set by the [CG1:CG0] bits.

SenseR is the sense resistor value in Ohms.

This pack current reading is valid only when the current direction indicators show that there is a charge or discharge current. If the current is too low for the indicators to show current flowing, then use the 14-bit value to estimate the current. See "14-bit Register" on page 53.

# 10.13.3 Temperature

Temperature = 
$$\frac{\text{HEXvalue}_{10} \times 1.8}{4095}$$
 (EQ. 5)

<u>Equation 5</u> converts the register value to a voltage, but the temperature then is converted to a temperature depending on the external arrangement of thermistor and resistors. See <u>"Temperature Monitoring/Response" on page 49</u>.

# 10.13.4 14-bit Register

If HEXvalue<sub>10</sub> is greater than or equal to 8191, then:

14-bit value = 
$$\frac{(\text{HEXvalue}_{10} - 16384) \times 1.8}{8191}$$
 (EQ. 6)

If HEXvalue<sub>10</sub> is less than 8191, then:

$$14-\text{bit value} = \frac{\text{HEXvalue}_{10} \times 1.8}{8191}$$
 (EQ. 7)

Once the voltage value is obtained, if the measurement is a cell voltage, then the value should be multiplied by 8/3. A temperature value is used "as-is", but the voltage value is converted to temperature by including the external temperature circuits into the conversion.

To determine pack current from this 14-bit value requires the following computations.

First, if both current direction flags show zero current, then the external controller must apply an offset. Measure the 14-bit voltage when there is a pack current of 0. Then subtract this offset from the 14-bit current-sense measurement value and take the absolute value of the result. If either of the current direction flags indicate a current, then do not subtract the offset value, but use the 14-bit value directly. In either case, divide the 14-bit voltage value by the current-sense gain and the current-sense resistor to arrive at the pack current.

# 11. Microcontroller FET Control

The external microcontroller can override the device control of the FETs. With the  $\mu$ CFET bit set to "1", the external microcontroller can turn the FETs on or off under all conditions except the following:

- If there is a discharge short-circuit condition, the device turns the FETs off. The external microcontroller is responsible for turning the FETs back on once the short-circuit condition clears.
- If there is an internal over-temperature condition, the device turns the FETs off. The external microcontroller is responsible for turning the FETs back on once the temperature returns to within normal operating limits.
- If there is an overvoltage lockout condition, the device turns the charge or precharge FETs off. The external microcontroller is responsible for turning the FETs back on, once the OVLO condition clears. This assumes that the PSD output has not blown a fuse to disable the pack.
- If there is an open-wire detection, the device turns the FETs off. The external microcontroller is responsible for turning the FET back on. This assumes that the open wire did not cause the PSD output to blow a fuse to disable the pack.
- If the FETSOFF input is HIGH, the FETs turn off and remain off. The external  $\mu C$  is responsible for turning the FETs on once the FETSOFF condition clears.
- If there is a sleep condition, the device turns the FETs off. On wake up, the microcontroller is responsible for turning on the FETs.

The microcontroller can also control the FETs by setting the  $\mu$ CSCAN bit. However, this also stops the scan, requiring the microcontroller to manage the scan, voltage comparisons, FET control, and cell balance. While the  $\mu$ CSCAN bit is set to "1", the only operations controlled by the device are:

- $\bullet$  Discharge short-circuit FET control. The external  $\mu C$  cannot override the turn off of the FETs during the short-circuit.
- FETSOFF external control. The FETSOFF pin has priority on control of the FETs, even when the microcontroller is managing the scan.
- In all other cases, the microcontroller must manage the FET control, because it is also managing the voltage scan and all comparisons.

# 12. Cell Balance

At the same rate as the scan of the cell voltages, if cell balancing is on, the system checks for proper cell balance conditions. The ISL94202 prevents cell balancing if proper temperature, current, and voltage conditions are not met. The cells only balance during a CBON time period. When the CBOFF timer is running, the cell balance is off. Three additional bits determine whether the balancing happens only during charge, only during discharge, during both charge and discharge, during the end of charge condition, or not at any time.

- The cell balance circuit depends on the 14-bit ADC converter built into the device and the results of the cell voltage scan (after calibration).
- The ADC converter loads a set of registers with each cell voltage during every cell voltage measurement.
- At the end of the cell voltage measurement scan, the ISL94202 updates the minimum (CELMIN) and maximum (CELMAX) cell voltages.
- After calculating the CELMIN and CELMAX values, all of the cell voltages are compared with the CELMIN value. When any of the cells exceed CELMIN by CBDL (the minimum CB delta voltage), a flag is set in RAM indicating that the cell needs balancing (this is the CBnON bit).
- If any of the cells exceed the lowest cell by CBDU (maximum CB delta voltage) then a flag is set indicating that a Cell voltage failure occurred (CELLF).
- When the CELLF flag indicates that there is too great a cell to cell differential, the balancing is turned off.
- If CELMAX is below CBMIN (all the cell voltages are too low for balancing) then the CBUV bit is set and there will be no cell balancing. Cell balance does not start again until the CBMIN value rises above (CBMIN + 117mV). When this happens, the ISL94202 clears the CBUV bit.
- If the CELMIN voltage is greater than the CBMAX voltage (all the cell voltages are too high for balancing) then the CBOV bit is set and there will be no cell balancing. Cell balancing does not start again until the CBMAX value drops below (CBMAX 117mV). When this happens, the ISL94202 clears the CBOV bit.
- A register in EEPROM (CELLS) identifies the number of cells that are supposed to be present so only the cells present are used for the cell balance operation. Note: This is also used in the cell voltage scan and open-wire detect operation.
- There are no limits to the number of cells that can be balanced at any one time, because the balancing is done external to the
  device.
- The cell balance block updates at the start of the cell balance ON period to determine if balancing is needed and that the right cells are being balanced. The cells selected at this time will be balanced for the duration of the cell balance period.
- The cell balance is disabled if any external temperature is out of a programmed range set by CBUTS (cell balance under temperature) and CBOTS (cell balance over-temperature).
- The cell balance operation can be disabled by setting the Cell Balance During Charge (CBDC), the Cell Balance During Discharge (CBDD), and the Cell Balance During End-of-Charge (CB EOC) bits to zero. See <u>Table 12.10 on page 56</u>.
- Cell balancing turns off when set to balance in the charge mode and there is no charging current detected (see CB\_EOC exception below).
- Cell balancing turns off when set to balance in the discharge mode and there is no discharge current detected (see CB\_EOC exception below).
- If cell balancing is set to operate during both charge and discharge, then ISL94202 balances while there is charge current or discharge current, but does not balance when no current flow is detected (all other limiting factors continue to apply). See CB EOC exception in the following.
- The CB\_EOC bit provides an exception to the cell balance current direction limit. When the CB\_EOC bit is set, balancing occurs while an end of charge condition exists (EOC bit = 1), regardless of current flow. This allows the ISL94202 to "drain" high voltage cells when the charge is complete. This speeds the balancing of the pack, especially when there is a large capacity differential between cells. Once the end of charge condition clears, the cell balance operation returns to normal programming.
- Balance is disabled by asserting the FETSOFF external pin.



• The cell balance outputs are on only while the cell balance on timer is counting down. This is a 12-bit timer. The cell balance outputs are all off while the cell balance off timer is counting down. This is also a 12-bit timer. The timer values are set as in Table 12.11.

Table 12.10 Cell Balance Truth Table (see Figure 12.28)

CB_EOC Bit	EOC Pin	CBDC	CHING	CBDD	DCHING	Enable
0 1	x 1	0	0	0	0	0
0 1	x 1	0	0	0	1	0
0 1	x 1	0	0	1	0	0
0 1	x 1	0	0	1	1	1
0 1	x 1	0	1	0	0	0
0 1	x 1	0	1	0	1	0
0 1	x 1	0	1	1	0	0
0 1	x 1	0	1	1	1	0
0 1	x 1	1	0	0	0	0
0 1	x 1	1	0	0	1	0
0 1	x 1	1	0	1	0	0
0 1	x 1	1	0	1	1	1
0 1	x 1	1	1	0	0	1
0 1	x 1	1	1	0	1	0
0 1	x 1	1	1	1	0	1
0 1	x 1	1	1	1	1	0
1	0	х	х	х	х	1

Table 12.11 CBON and CBOFF Times

Scale Value	Time (10-Bit Value)	
00	0 to 1024µs	
01	0 to 1024ms	
10	0 to 1024s	
11	0 to 1024min	




Figure 12.28 Cell Balance Operation

# 12.1 µC Control of Cell Balance FETs

To control the cell balance FETs, the external microcontroller first needs to set the  $\mu$ CCBAL bit to turn off the automatic cell balance operation.

To turn on a cell balance FET, the  $\mu$ C needs to turn on the cell balance output FET using the Cell Balance Control Register 84H. In this register, each bit corresponds to a specific cell balance output.

With the cell balance outputs specified, the microcontroller sets the CBAL\_ON bit. This turns on the cell balance output control circuit.

### 12.2 Cell Balance FET Drive

The cell balance FETs are driven by a current source or sink of 25µA. The gate voltage on the externals FET is set by the gate to source resistor. This resistor should be set such that the gate voltage does not exceed 9V. An external 9V zener diode across the gate to source resistor can help to prevent overvoltage conditions on the cell balance pin.

The cell balance circuit connection is shown in Figure 12.29 on page 58.




Figure 12.29 Cell Balance Drive Circuits and Cell Connection Options

ISL94202 13. Watchdog Timer

# 13. Watchdog Timer

The I<sup>2</sup>C watchdog timer prevents an external microcontroller from initiating an action that it cannot undo through the I<sup>2</sup>C port, which can result in poor or unexpected operation of the pack.

The watchdog timer is normally inactive when operating the device in a stand-alone operation. When the pack is expected to have a  $\mu$ C along with the ISL94202, the WDT is activated by setting any of the following bits:  $\mu$ CSCAN,  $\mu$ CCMON,  $\mu$ CCBAL,  $\mu$ CFET, EEEN.

When active (an external  $\mu C$  is assumed to be connected), the absence of  $I^2C$  communications for the watchdog timeout period causes a timeout event. The ISL94202 needs to see a start bit and a valid slave byte to restart the timer.

The watchdog timeout signal turns off the cell balance and power FET outputs, resets the serial interface, and pulses the  $\overline{\text{INT}}$  output once per second in an attempt to get the microcontroller to respond. If the  $\overline{\text{INT}}$  is unsuccessful in restarting the communication interface, the part operates normally, except the power FETs and cell balance FETs are forced off. The ISL94202 remains in this condition until I<sup>2</sup>C communications resumes.

When  $I^2C$  communication resumes, the  $\mu CSCAN$ ,  $\mu CCMON$ ,  $\mu CLMON$ ,  $\mu CFET$ , and EEEN bits are automatically cleared and the  $\mu CCBAL$  bit remains set. The power FETs and cell balance FETs turn on, if conditions allow.

ISL94202 14. Power FET Drive

# 14. Power FET Drive

The ISL94202 drives the power FETs gates with a voltage higher than the supply voltage by using external capacitors as part of a charge pump. The capacitors connect (as shown in <u>Figure 1.2 on page 3</u>) and are nominally 4.7nF. The charge pump applies approximately  $(V_{DD} * 2)$  voltage to the gate, although the voltage is clamped at  $V_{DD} + 16V$ .

The power FET turn-on times are limited by the capacitance of the power FET and the current supplied by the charge pump. The power FET turn-off times are limited by the capacitance of the power FET and the pull-down current of the ISL94202. The ISL94202 provides a pull-down current for up to  $300\mu s$ . This should be long enough to discharge any FET capacitance.

Table 14.12 shows typical turn-on and turn-off times for the ISL94202 under specific conditions.

Table 14.12 Power Fet Gate Control (Typical)

Parameter	Conditions	Typical
Power FET Gate Turn-On Current	DFET, CFET, PCFET	32kHz 5mA, pulses, 50% duty cycle
	Charge pump caps = 4.7nF	
Power FET Gate Turn-On Time	10% to 90% of final voltage	
	$V_{DD} = 28V;$	
	DFET, CFET = IRF1404	160µs
	PCFET = FDD8451	160µs
Power FET Gate Turn-Off Current	CFET, CFET, PCFET	13mA (CFET, PCFET)
		15mA (DFET)
Power FET Gate Turn-Off Pulse Width	Pulse duration	300µs
Power FET Gate Fall Time	90% to 10% of final voltage V <sub>DD</sub> = 28V;	
	DFET: IRF1404	
	CFET: IRF1404	6µs
	PCFET: FDD8451	6µs
		2μs

15. General I/Os

# 15. General I/Os

There is an open-drain output ( $\overline{SD}$ ) that is pulled up to RGO (using an external resistor) and indicates if there are any error conditions, such as overvoltage, undervoltage, over-temperature, open input, and overcurrent. The output goes active (LOW) when there is any cell or pack failure condition. The output returns HIGH when all error conditions clear.

There is an open-drain output (EOC) that is pulled up to RGO (using an external resistor) and indicates that the cells have reached an end of charge state. The output goes active (LOW) when all cell voltages are above a threshold specified by a 12-bit value in EEPROM. The output returns HIGH, when all cells are below the EOC threshold.

Factory programmable options offer inverse polarity of  $\overline{SD}$  or  $\overline{EOC}$ . Please contact <u>Automotive Marketing</u> if there is interest in either of these options.

The PSD pin goes active high, when any cell voltage reaches the OVLO threshold (OVLO flag). Optionally, PSD also goes high if there is a voltage differential between any two cells that is greater than a specified limit (CELLF flag) or if there is an open-wire condition. This pin can be used for blowing a fuse in the pack or as an interrupt to an external  $\mu$ C.

An input pin (FETSOFF), when pulled high, turns off the power FETs and the cell balance FETs, regardless of any other condition.


# 16. Higher Voltage Microcontrollers

When using a microcontroller powered by 3.3V or 5V, the design can include pull-up resistors to the microcontroller supply on the communication link and the open-drain  $\overline{SD}$  and  $\overline{EOC}$  pins (instead of pull-up resistors to RGO.)

The INT pin is a CMOS output with a maximum voltage of RGO+0.5V. It is OK to connect this directly to a microcontroller as long as the microcontroller pin does not have a pull up to the 3.3/5V supply. If it does, then a series resistor is recommended.

The FETSOFF input on the ISL94202 is also limited to RGO+0.5V. This is limited by an input ESD structure that clamps the voltage. The connection from the  $\mu$ C to this pin should include a series resistor to limit any current resulting from the clamp.

An example of this connection is shown in <u>Figure 16.30</u>.



<sup>\*</sup> Resistor needed only if µC has a pull-up on the In\_INT pin

Figure 16.30 Connection of Higher Voltage Microcontroller

# 17. Packs with Fewer than Eight Cells

See <u>"Pack Configuration" on page 27</u> for help when using fewer than eight cells. This section presents options for minimum number of components. However, when using the ISL94202EVAL1Z evaluation board with fewer than eight cells, it is not necessary to remove components from the PCB. Simply tie the unused connections together, as shown in <u>Figure 17.31</u>. This normally requires only a different cable.




Figure 17.31 Battery Connection Options Using the ISL94202EVAL1Z Board

ISL94202 18. PC Board Layout

# 18. PC Board Layout

The AC performance of this circuit depends greatly on the care taken in designing the PC board. The following are recommendations to achieve optimum high performance from your PC board.

- The use of low inductance components, such as chip resistors and chip capacitors, is strongly recommended.
- Minimize signal trace lengths. This is especially true for the CS1, CS2, and VC0-VC8 inputs. Trace inductance and capacitance can easily affect circuit performance. Vias in the signal lines add inductance at high frequency and should be avoided.
- Match channel-to-channel analog I/O trace lengths and layout symmetry. This is especially true for the CS1 and CS2 lines, since their inputs are normally very low voltage.
- Maximize use of AC decoupled PCB layers. All signal I/O lines should be routed over continuous ground planes (i.e., no split planes or ground plane gaps under these lines). Avoid vias in the signal I/O lines.
- VDD bypass and charge pump capacitors should use wide temperature and high frequency dielectric (X7R or better) with capacitors rated at 2X the maximum operating voltage.
- The charge pump and VDD bypass capacitors should be located close to the ISL94202 pins and VDD should have a good ground connection.
- When testing, use good quality connectors and cables, matching cable types and keeping cable lengths to a minimum.
- An example PCB layout is shown in Figure 18.32. This figure shows placement of the VDD bypass capacitor close to the VDD pin and with a good ground connection. The charge pump capacitors are also close to the IC. The current-sense lines are shielded by ground plane as much as possible. The ground plane under the IC is shown as an "island". The intent of this layout was to minimize voltages induced by EMI on the ground plane in the vicinity of the IC. This example assumes a 4-layer board with most signals on the inner layers.




Figure 18.32 Example 4-Layer PCB Layout for VDD Bypass, Charge Pump, and Current Sense

ISL94202 18. PC Board Layout

# 18.1 QFN Package

The QFN package requires additional PCB layout rules for the thermal pad. The thermal pad is electrically connected to VSS supply through the high-resistance IC substrate. The thermal pad provides heat sinking for the IC. In normal operation, the device should generate little heat, so thermal pad design and layout are not too important. However, if the design uses the RGO pin to supply power to external components, then the IC can experience some internal power dissipation. In this case, careful layout of the thermal pad and the use of thermal vias to direct the heat away from the IC is an important consideration. Besides heat dissipation, the thermal pad also provides noise reduction by providing a ground plane under the IC.

# 18.2 Circuit Diagrams

The "Block Diagram" on page 3 shows a simple application diagram with eight cells in series and two cells in parallel (8S2P).

ISL94202 19. EEPROM

## 19. EEPROM

The ISL94202 contains an EEPROM array for storing the device configuration parameters, the device calibration values, and some user available registers. Access to the EEPROM is through the I<sup>2</sup>C port of the device. Memory is organized in a memory map as described in:

- "Registers: Summary (EEPROM)" on page 74
- "Registers: Summary (RAM)" on page 75
- "Registers: Detailed (EEPROM)" on page 76
- "Registers: Detailed (RAM)" on page 82.

When the device powers up, the ISL94202 transfers the contents of the configuration EEPROM memory areas to RAM. (Note that the user EEPROM has no associated RAM). An external microcontroller can read the contents of the Configuration RAM or the contents of the EEPROM. Prior to reading the EEPROM, set the EEEN bit to "1". This enables access to the EEPROM area. If EEEN is "0", then a read or write occurs in the shadow RAM area.

The content of the Shadow Ram determines the operation of the device.

Reading from the RAM or EEPROM can be done using a byte or page read. See:

- "Current Address Read" on page 70
- "Random Read" on page 70
- "Sequential Read" on page 71
- "EEPROM Access" on page 72
- "Register Protection" on page 73

Writing to the Configuration or User EEPROM must use a Page Write operation. Each Page is four bytes in length and pages begin at Address 0.

### See:

- "Page Write" on page 69
- "Register Protection" on page 73

The EEPROM contains an error detection and correction mechanism. When reading a value from the EEPROM, the device checks the data value for an error.

If there are no errors, then the EEPROM value is valid and the ECC USED and ECC FAIL bits are set to "0". If there is a 1-bit error, the ISL94202 corrects the error and sets the ECC USED bit. This is a valid operation and value read from the EEPROM is correct. During an EEPROM read, if there is an error consisting of two or more bits, the ISL94202 sets the ECC FAIL bit (ECC USED = 0). This read contains invalid data.

The error correction is also active during the initial power-on recall of the EEPROM values to the shadow RAM. The circuit corrects for any one-bit errors. Two-bit errors are not corrected and the contents of the shadow RAM maintain the previous value.

Internally, the power-on recall circuit uses the ECC\_USED and ECC\_FAIL bits to determine there is a proper recall before allowing the device operation to start. However, an external µC cannot use these bits to detect the validity of the shadow RAM on power-up or determine the use of the error correction mechanism, because the bits automatically reset on the next valid read.

# 20. Serial Interface

- The ISL94202 uses a standard I<sup>2</sup>C interface, except the design separates the SDA input and output (SDAI and SDAO)
- Separate SDAI and SDAO lines can be tied together and operate as a typical I<sup>2</sup>C bus
- Interface speed is 400kHz, maximum

## 20.1 Serial Interface Conventions

The device supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is called the master and the device being controlled is called the slave. The master always initiates data transfers and provides the clock for both transmit and receive operations. Therefore, the ISL94202 devices operate as slaves in all applications.

When sending or receiving data, the convention with the most significant bit (MSB) is sent first. Therefore, the first address bit sent is Bit 7.

### 20.2 Clock and Data

Data states on the SDA line can change only while SCL is LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (see <u>Figure 20.33</u>).

# 20.3 Start Condition

All commands are preceded by the start condition, which is a HIGH-to-LOW transition of SDA when SCL is HIGH. The device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met (see <u>Figure 20.34</u>).

# 20.4 Stop Condition

All communications must be terminated by a stop condition, which is a LOW-to-HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the device into the Standby power mode after a read sequence. A stop condition is only issued after the transmitting device has released the bus (see <u>Figure 20.34</u>).

# 20.5 Acknowledge

Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, releases the bus after transmitting eight bits. During the ninth clock cycle, the receiver pulls the SDA line LOW to acknowledge that it received the eight bits of data (see <u>Figure 20.35</u>).

The device responds with an acknowledge after recognition of a start condition and the correct slave byte. If a write operation is selected, the device responds with an acknowledge after the receipt of each subsequent eight bits. The device acknowledges all incoming data and address bytes, except for the slave byte when the contents do not match the device's internal slave address.

In the read mode, the device transmits eight bits of data, releases the SDA line, then monitors the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the device will continue to transmit data. The device terminates further data transmissions if an acknowledge is not detected. The master must then issue a stop condition to return the device to Standby mode and place the device into a known state.




Figure 20.33 Valid Data Changes On I<sup>2</sup>C Bus




Figure 20.34 I<sup>2</sup>C Start and Stop Bits




Figure 20.35 Acknowledge Response From Receiver

# 20.6 Write Operations

# 20.6.1 Byte Write

For a byte write operation, the device requires the Slave Address Byte and a Word Address Byte. This gives the master access to any one of the words in the array. After receipt of the Word Address Byte, the device responds with an acknowledge and awaits the next eight bits of data. After receiving the eight bits of the Data Byte, the device again responds with an acknowledge. The master then terminates the transfer by generating a stop condition, at which time the device begins the internal write cycle to the nonvolatile memory. During this internal write cycle, the device inputs are disabled, so the device will not respond to any requests from the master. The SDA output is at high impedance. See Figure 20.36.




Figure 20.36 Byte Write Sequence

A write to a protected block of memory suppresses the acknowledge bit.

When writing to the EEPROM, write to all addresses of a page without an intermediate read operation or use a page write command. Each page is four bytes long, starting at Address 0.

# 20.6.2 Page Write

A page write operation is initiated in the same manner as the byte write operation; but instead of terminating the write cycle after the first data byte is transferred, the master can transmit an unlimited number of 8-bit bytes. After the receipt of each byte, the device will respond with an acknowledge and the address is internally incremented by one. The page address remains constant. When the counter reaches the end of the page, it "rolls over" and goes back to '0' on the same page. This means that the master can write four bytes to the page starting at any location on that page. If the master begins writing at Location 2 and loads four bytes, then the first two bytes are written to Locations 2 and 3 and the last two bytes are written to Locations 0 and 1. Afterwards, the address counter would point to Location 2 of the page that was just written. If the master supplies more than four bytes of data, then new data overwrites the previous data, one byte at a time. See Figure 20.37.

Do not write to addresses 58H through 7FH or locations higher than address ABH, since these addresses access registers that are reserved. Writing to these locations can result in unexpected device operation.




Figure 20.37 Writing 4 Bytes to A 4-Byte Page Starting at Location 2




Figure 20.38 Page Write Sequence

# 20.7 Read Operations

Read operations are initiated in the same manner as write operations with the exception that the  $R/\overline{W}$  bit of the Slave Address Byte is set to one. There are three basic read operations: Current Address Reads, Random Reads, and Sequential Reads.

### 20.7.1 Current Address Read

Internally the device contains an address counter that maintains the address of the last word read incremented by one. Therefore, if the last read was to address n, the next read operation would access data from address n+1. On power-up, the address of the address counter is undefined, requiring a read or write operation for initialization. See <u>Figure 20.39 on page 71</u>.

Upon receipt of the Slave Address Byte with the  $R/\overline{W}$  bit set to one, the device issues an acknowledge and then transmits the eight bits of the Data Byte. The master terminates the read operation when it does not respond with an acknowledge during the ninth clock and then issues a stop condition.

It should be noted that the ninth clock cycle of the read operation is not a "don't care." To terminate a read operation, the master must either issue a stop condition during the ninth cycle or hold SDA HIGH during the ninth clock cycle and then issue a stop condition.

### 20.7.2 Random Read

Random read operation allows the master to access any memory location in the array. Prior to issuing the Slave Address Byte with the  $R/\overline{W}$  bit set to one, the master must first perform a "dummy" write operation. The master issues the start condition and the Slave Address Byte, receives an acknowledge, then issues the Word Address Bytes. After acknowledging receipts of the Word Address Bytes, the master immediately issues another start condition and the Slave Address Byte with the  $R/\overline{W}$  bit set to one. This is followed by an acknowledge from the device and then by the eight bit word. The master terminates the read operation by not responding with an acknowledge and then issuing a stop condition (see Figure 20.40)

# 20.7.3 Sequential Read

Sequential reads can be initiated as either a current address read or random address read. The first Data Byte is transmitted as with the other modes, however, the master now responds with an acknowledge, indicating it requires additional data. The device continues to output data for each acknowledge received. The master terminates the read operation by not responding with an acknowledge and then issuing a stop condition

The data output is sequential, with the data from address n followed by the data from address n+1. The address counter for read operations increments through all page and column addresses, allowing the entire memory contents to be serially read during one operation. At the end of the address space the counter "rolls over" to address 0000H and the device continues to output data for each acknowledge received. See <u>Figure 20.41</u> for the acknowledge and data transfer sequence.






Figure 20.39 Current Address Read Sequence




Figure 20.40 Random Read Sequence




Figure 20.41 Sequential Read Sequence

## 20.7.4 EEPROM Access

The user is advised not to use page transfers when reading or writing to EEPROM. Only single byte I<sup>2</sup>C transactions should be used. In addition, "Write" transactions should be separated with a 30ms delay to enable each byte write operation to complete.

## 20.7.5 EEPROM Read

The ISL94202 has a special requirement when reading the EEPROM. An EEPROM read operation from the first byte of a four byte page (locations 0H, 4H, 8H, etc.) initiates a recall of the EEPROM page. This recall takes more than  $200\mu s$ ,

so the first byte may not be ready in time for a standard I<sup>2</sup>C response. It is necessary to read this first byte of every page two times.

#### 20.7.6 **EEPROM Write**

The ISL94202 also has a special requirement when writing the EEPROM. An EEPROM write operation to the first byte of a four byte page (locations 0H, 4H, 8H, etc.) initiates a recall of the EEPROM page. This recall takes more than 200 us, so the first byte may not be ready in time for a standard I<sup>2</sup>C response. It is necessary to write this first byte of every page two times. These "duplicate" writes should be separated with a 30ms delay and followed with a 30ms delay. Again, only single byte transactions should be used with a 30ms delay between each write operation.

### 20.8 Synchronizing Microcontroller Operations with Internal Scan

Internal scans occur every 32ms in Normal mode, 256ms in Idle mode and 512ms in Doze mode. The internal scan normally takes about 1.3ms, with every fourth scan taking about 1.7ms. While the percentage of time taken by the scan is small, it is long enough that random communications from the microcontroller can coincide with the internal scan. When the two scans happen at the same time, errors can occur in the recorded values.

To avoid errors in the recorded values, the goal is to synchronize external I<sup>2</sup>C transactions so that they only occur during the device's Low Power State (see Figure 10.22 on page 43.) To assist in the synchronization, the microcontroller can use the INT SCAN bit. This bit is "0" during the internal scan and "1" during the "Low Power State".

The microcontroller software should look for the INT SCAN bit to go from a "0" to a "1" to allow the maximum time to complete read or write operations. This insures that the results reported to the µC are from a single scan and changes made do not interfere with state machine detection and timing.

ISL94202 21. Register Protection

## 21. Register Protection

The entire EEPROM memory is write protected on initial power-up and during normal operation. An enable byte allows writing to various areas of the memory array.

The enable byte is encoded, so that a value of '0' in the EEPROM Enable register (89H) enables access to the shadow memory (RAM), a value of '1' allows access to the EEPROM.

After a read or write of the EEPROM, the microcontroller should reset the EEPROM Enable register value back to zero to prevent inadvertent writes to the EEPROM and to turn off the EEPROM block to reduce current consumption. If the microcontroller fails to reset the EEPROM bit and communications to the chip stops, then the Watchdog timer will reset the EEPROM select bit.

## 22. Registers: Summary (EEPROM)

Table 22.13 EEPROM Register Summary

Page	ADDR	0x	1x	2x	3x	4x	5x
	0	Overvoltage Level	Overvoltage Delay Timer	Minimum CB Delta	Charge Over-Temperature	Internal Over-Temperature	User EEPROM
0					Level	Level	
	2	Overvoltage	Undervoltage Delay	Maximum CB	Charge Over-Temp	Internal	
	3	recovery	Timer	Delta	Recovery	Over-Temperature Recovery	
	4	Undervoltage Level	Open Wire Timing	Cell Balance	Charge	Sleep Voltage	
	5			On time	Under-Temperature Level		
1	6	Undervoltage	Discharge	Cell Balance	Charge	Sleep Delay Timer/	
	7	Recovery	Overcurrent Timeout Settings, Discharge Setting	Off Time	Under-Temperature Recovery	Watchdog Timer	
	8	OVLO Threshold	Charge overcurrent	Minimum CB	Discharge	Sleep Mode Timer	Reserved
	9		Timeout Settings, Charge overcurrent Setting	Temperature Level	Over-Temperature Level	CELLS Config	
2	Α	UVLO Threshold	Short-Circuit	Minimum CB	Discharge	Features 1	
	В		Timeout Settings/ Recovery Settings, Short-Circuit Setting	Temperature Recovery	Over-Temperature Recovery	Features 2	
	С	EOC Voltage Level	Minimum CB Volts	Maximum CB	Discharge	Reserved	
2	D			Temperature Level	Under-Temperature Level		
J		Low Voltage	Maximum CB Volts	Maximum CB	Discharge		
	F	Charge Level		Temperature Recovery	Under-Temperature Recovery		

# 23. Registers: Summary (RAM)

Table 23.14 RAM Register Summary

RAM				
Page	ADDR	8x	9x	Ax
	0	Status1	CELL1 Voltage	iT Voltage
0	1	Status2		
U	2	Status3	CELL2 Voltage	xT1 Voltage
=	3	Status4		
	4	Cell Balance	CELL3 Voltage	xT2 Voltage
1	5	Analog Out		
ı	6	FET Cntl/Override Control Bits	CELL4 Voltage	VBATT/16 Voltage
=	7	Override Control Bits		
	8	Force Ops	CELL5 Voltage	VRGO/2 Voltage
2	9	EE Write Enable		
2	Α	CELLMIN Voltage	CELL6 Voltage	14-bit ADC Voltage
=	В			
	С	CELLMAX Voltage	CELL7 Voltage	Reserved
3	D			
3	E	ISense Voltage	CELL8 Voltage	
Ī	F			

# 24. Registers: Detailed (EEPROM)

## Table 24.15 EEPROM Register Detail

Bit/ ADDR	F 7	E 6	D 5	C 4	B 3	A 2	9 1	8 0	7	6	5	4	3	2	1	0
	If any cell	age Thres voltage is ET is turne	above this	threshold	voltage fo	or an over	voltage d	elay time	, the		Defa	ult (Hex):	1E2A		(V):	4.25
00 01	These bit	Detect Pulses set the denonitor pulse	uration of t	he	OVLB	OVLA	OVL9	OVL8	OVL7	OVL6	OVL5	OVL4	OVL3	OVL2	OVL1	OVL0
	CPW3	O000 = 1 = 15ms;		CPW0				Thre	shold =	HEX	value <sub>10</sub> 4095	$0 \times 1.8 \times 3 \times 3$	× 8			
02 03		age Recov		oltage recov			<u> </u>					ult (Hex):	0DD4		(V):	4.15
	Undervo	Rese	erved shold		OVRB	OVRA	OVR9	OVR8	OVR7	OVR6	OVR5	OVR4	OVR3	OVR2	OVR1	OVR0
	If any cell discharge	voltage is FET is tur	below this med off.	threshold	voltage fo	or an unde	ervoltage	delay tim	e, the		Defa	ult (Hex):	18FF		(V):	2.7
04 05	These bit	ect Pulse s set the di nonitor puls	uration of t	he	UVLB	UVLA	UVL9	UVL8	UVL7	UVL6	UVL5	UVL4	UVL3	UVL2	UVL1	UVL0
	LPW3			LPW0				Thre	shold =	HEX	value <sub>1</sub> 4095	$0 \times 1.8$ $\times 3$	× 8			
06 07	If all cells	rise above	this overv	oltage reco	overy leve	el (and the	ere is no l	oad), the			Defa	ult (Hex):	09FF		(V):	3.0
		0000 = 0 ms to 111 = 15ms; Default = 1ms  voltage Recovery Ills rise above this overvoltage ge FET is turned on.  Reserved  bitage Lockout Threshold ell voltage is above this thresh voltage lockout condition. In the FETs are turned off, the OVL  Reserved			UVRB	UVRA	UVR9	UVR8	UVR7	UVR6	UVR5	UVR4	UVR3	UVR2	UVR1	UVR0
08 09	If any cell an overvo	voltage is ltage lock	above this out condition	threshold f on. In this c	ondition,	the Charg	e FET is	turned off	, the cell		Defa	ult (Hex):	0E7F		(V):	4.35
		Rese	erved		OVLO B	OVLO A	OVLO 9	OVLO 8	OVLO 7	OVLO 6	OVLO 5	OVLO 4	OVLO 3	OVLO 2	OVLO 1	OVLO 0
0A 0B	If any cell an under	oltage locl	below this kout condit	shold threshold f ion. In this e also pow	condition	, the Discl	narge FE	T is turne			Defa	ult (Hex):	0600		(V):	1.8
		Rese	erved		UVLO B	UVLO A	UVLO 9	UVLO 8	UVLO 7	UVLO 6	UVLO 5	UVLO 4	UVLO 3	UVLO 2	UVLO 1	UVLO 0
0C		harge (EC exceeds t		nold nen the EO	C output	and the E	OC bit a	re set.			Defa	ult (Hex):	0DFF		(V):	4.2
0D		Rese	erved		EOCB	EOCA	EOC9	EOC8	EOC7	EOC6	EOC5	EOC4	EOC3	EOC2	EOC1	EOC0
0E 0F	If the volta		cell is less	s than this l							Defa	ult (Hex):	07AA		(V):	2.3
		Reserved				LVCH A	LVCH9	LVCH8	LVCH7	LVCH6	LVCH5	LVCH4	LVCH3	LVCH2	LVCH1	LVCH0
	This value		ime that is	required for			ove the o	vervoltag	e		Defa	ult (Hex):	0801		(s):	1
10 11					OVDT B	OVDT A	OVDT 9	OVDT 8	OVDT 7	OVDT 6	OVDT 5	OVDT 4	OVDT 3	OVDT 2	OVDT 1	OVDT 0
		Rese	erved		01 = 10	= µs = ms = s : min					0 to	1024				

Bit/	F	E	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
ADDR	7 Undervol	6 tage Dela	5 y Time Ou	t	3	2	1	0						_		-
	This value	sets the t	ime that is undervolta	required for	on is dete	cted.	•	1			1	ult (Hex):	0801		(s):	1
12 13					UVDT B	UVDT A	UVDT 9	UVDT 8	UVDT 7	UVDT 6	UVDT 5	UVDT 4	UVDT 3	UVDT 2	UVDT 1	UVDT 0
13		Rese	erved		00 = 01 = 10 11 =	ms = s					0 to	1024				
		re Timing e sets the v	(OWT) vidth of the	open-wire	e test puls	e for eacl	h cell inpu	ıt.			Defa	ult (Hex):	0214		(ms):	20
14 15				•	•		OWT 9	OWT 8	OWT 7	OWT 6	OWT 5	OWT 4	OWT 3	OWT 2	OWT 1	OWT 0
15			Reser	ved			0 = μs 1 = ms	0	,	0	5	0 to 512		2	'	U
	A discharge	ge overcur	ent Time O rent needs nt condition ne base.	to remain	for this tir						Defa	ult (Hex):	44A0		(ms): (mV):	160 32
16	current-se	e sets the vense resist	oltage acror that creater that condition	ates a												
16 17		OCD2	OCD1	OCD0	OCDT B	OCDT A	OCDT 9	OCDT 8	OCDT 7	OCDT 6	OCDT 5	OCDT 4	OCDT 3	OCDT 2	OCDT 1	OCDT 0
		000 = 4m 001 = 8m 010 = 16r 011 = 24r 100 = 32r 101 = 48r 110 = 64r 111 = 96n	V mV nV mV nV nV		00 = 01 =	= µs = ms = s		<u> </u>		, · · · ·		1024	, J			J
	A charge overcurre the time b	overcurrer nt conditionase.	Time Out/ nt needs to n. This is a	remain for							Defa	ult (Hex):	44A0		(ms): (mV):	160 8
18	current-se	sets the	oltage acro or that crea condition													
19		OCC2	OCC1	OCC0	OCCT B	OCCT A	OCCT 9	OCCT 8	OCCT 7	OCCT 6	OCCT 5	OCCT 4	OCCT 3	OCCT 2	OCCT 1	OCCT 0
		000 = 1m 001 = 2m 010 = 4m 011 = 6m 100 = 8m 101 = 12r 110 = 16r 111 = 24n	V V V V mV		00 = 01 = 10 11 =	: ms = s					0 to	1024				
	A short-circuit con	rcuit currer	cuit Time C nt needs to s is a 12 bi e time. Upp	remain for t value:	r this time		rior to ent	ering a sł	nort-		Defau	ult (Hex):	60C8		(μs): (mV):	200 128
1A	current-se	e sets the vense resist uit conditio		ates a								1				
1B		SCD2 000 = 16r 001 = 24r 010 = 32r 011 = 48r 100 = 64r 101 = 96r 110 = 128 111 = 256	mV mV nV mV BMV	SCD0	00 = 01 = 10 11 =	ms = s	SCT9	SCT8	SCT7	SCT6	SCT5	1024	SCT3	SCT2	SCT1	SCT0

Bit/ ADDR	F 7	E 6	D 5	C 4	B 3	A 2	9	8	7	6	5	4	3	2	1	0
	Cell Bala	nce Minin	num Voltag	ge (CBMIN	N)		-				Defa	ult (Hex):	0A55		(V):	3.1
1C 1D	If all cell v		e less than erved	this voitag	CBVL	CBVL	CBVL9	CBVL8	CBVL7	CBVL6	CBVI 5	CBVL4	CBVL3	CBVL2	CBVL1	CBVL0
		nce Maxii	num Volta			Α			0212	02120		ult (Hex):	0D70	05122	(V):	4.0
1E 1F	If all cell v		e greater th	nan this vo	Itage, the CBVU	n cell bala CBVU	cBVU	s. CBVU	CBVU	CBVU	CBVU	CBVU	CBVU	CBVU	CBVU	CBVU
	Cell Bala		erved num Differ	ential Vol	В	Α	9	8	7	6	5	4	3	2	1	0
20 21	If the diffe	rence bet	ween the vo	oltage on C	SELLN ar	nd the low						ult (Hex):	0010		(mV):	20
		Rese	erved		CBDL B	CBDL A	CBDL 9	CBDL 8	CBDL 7	CBDL 6	CBDL 5	CBDL 4	CBDL 3	CBDL 2	CBDL 1	CBDL 0
22	If the diffe	erence bet	mum Differ ween the vo en cell bala	oltage on (	CELLN ar	nd the low	est voltag				Defa	ult (Hex):	01AB		(mV):	500
23		Rese	erved		CBDU B	CBDU A	CBDU 9	CBDU 8	CBDU 7	CBDU 6	CBDU 5	CBDU 4	CBDU 3	CBDU 2	CBDU 1	CBDU 0
	Cell balar there sho	nce is on fo	ime (CBON or this set a cell balance ase.	mount of t	ime, unle	ss anothe	er conditio	n indicate	es that	J		ult (Hex):	0802	_	(s):	2
24 25					CBON TB	CBON TA	CBON T9	CBON T8	CBON T7	CBON T6	CBON T5	CBON T 4	CBON T3	CBON T2	CBON T1	CBON T0
		Rese	erved		01 = 10	= µs = ms = s : min		<u>'</u>			0 to	1024	<u>'</u>	<u>'</u>		
	Cell balar	nce is off fo	ime (CBOF or the set ar ts set the ti	mount of ti	me. This	is a 12-bit	t value: Lo	ower 10 b	its set		Defa	ult (Hex):	0802		(s):	2
26 27					CBOF TB	CBOF TA	CBOF T9	CBOF T8	CBOF T7	CBOF T6	CBOF T5	CBOF T4	CBOF T3	CBOF T2	CBOF T1	CBOF T0
21		Rese	erved		01 = 10	= µs = ms = s : min					0 to	1024				
28 29	If the Exte	ernal Temp ge, then ce	num Temp erature 1 o ell balance s igure 10.26	or the Exter stops. The	i <b>mit (CBL</b> rnal Temp voltage is	JTS) erature 2					Defa	ult (Hex):	0BF2		(V): (°C):	1.344 -10
		Rese	erved		CBUT SB	CBUT SA	CBUT S9	CBUT S8	CBUT S7	CBUT S6	CBUT S5	CBUT S4	CBUT S3	CBUT S2	CBUT S1	CBUT S0
2A 2B	If the Exte	ernal Temp elow this v based on	num Temp perature 1 a oltage, ther recommen	and the Ext n cell balar	ecovery ternal Ter nce can re	Level (CE nperature esume (all	BUTR) 2 (XT2M other co	l = 0) all re	ecover OK). The			ult (Hex):	0A93		(V): (°C):	1.19 +5
		Rese	erved		CBUT RB	CBUT RA	CBUT R9	CBUT R8	CBUT R7	CBUT R6	CBUT R5	CBUT R4	CBUT R3	CBUT R2	CBUT R1	CBUT R0
2C 2D	If the Extention	ernal Temp ge, then ce	mum Temp perature 1 c ell balance s gure 10.26	or the Extenstops. The	rnal Temp voltage is	perature 2					Defa	ult (Hex):	04B6		(V): (°C):	0.530 +55
		Rese	erved		CBOT SB	CBOT SA	CBOT S9	CBOT S8	CBOT S7	CBOT S6	CBOT S5	CBOT S4	CBOT S3	CBOT S2	CBOT S1	CBOT S0
2E 2F	If the External recover conditions												053E		(V): (°C):	0.590 +50
		Rese	erved		CBOT RB	CBOT RA	CBOT R9	CBOT R8	CBOT R7	CBOT R6	CBOT R5	CBOT R4	CBOT R3	CBOT R2	CBOT R1	CBOT R0
	For All Te	mperature	Limits, TG	ain bit = 0												

Bit/ ADDR	F 7	E	D	C 4	B 3	A 2	9	8	7	6	5	4	3	2	1	0
30 31	Charge C If Externa the charge	Over-Templerate FET is to	perature Volture 1 or thurned off ar	e External nd the COT	Tempera	ture 2 is l	ess than t	this voltag	ge, then		Defa	ult (Hex):	04B6		(V): (°C):	0.530 +55
		Res	Temperature Voltage mperature 1 or the Externation of and the Code external components (see several components). The Externation of and the Code external components (see several components) and the Code external components. The Externation of an externation of an externation of an externation of an external components. The Externation of an external components (see external components) and the Code external components. The Externation of an external components (see external components) and the code external components (see external components). The Externation of an external components (see external components) and the external components (see external components). The Externation of an external components (see external components) and external components (see external components). The Externation of an external components (see external components) and external components (see external components) are external components.		COTS B	COTS A	COTS 9	COTS 8	COTS 7	COTS 6	COTS 5	COTS 4	COTS 3	COTS 2	COTS 1	COTS 0
32 33	If Externa the charge	l Tempera e FET is t	ture 1 or th urned on ar	e External nd the CO	Tempera	set (unles	s override	es are in p	lace).		Defa	ult (Hex):	053E		(V): (°C):	0.590 +50
		Res	erved		COTR B	COTR A	COTR 9	COTR 8	COTR 7	COTR 6	COTR 5	COTR 4	COTR 3	COTR 2	COTR 1	COTR 0
34 35	If Externa then the	l Tempera charge FE	ture 1 or th T is turned	e External off and the	CUT bit	is set. Th	e voltage				Defa	ult (Hex):	0BF2		(V): (°C):	1.344 -10
		Res	erved		CUTS B	CUTS A	CUTS 9	CUTS 8	CUTS 7	CUTS 6	CUTS 5	CUTS 4	CUTS 3	CUTS 2	CUTS 1	CUTS 0
36 37	If Externa charge FE	I Tempera ET is turne based on	ture 1 or the	e External ne CUT bit	Temperar is reset (	unless ov	errides ar	re in place	e). The		Defa	ult (Hex):	0A93		(V): (°C):	1.190 +5
		Res	erved		CUTR B	CUTR A	CUTR 9	CUTR 8	CUTR 7	CUTR 6	CUTR 5	CUTR 4	CUTR 3	CUTR 2	CUTR 1	CUTR 0
38 39	If Externa the discha	l Tempera arge FET i	ture 1 or th	e External f and the D	Tempera	ture 2 is l	voltage is	this voltag	je, then			ult (Hex):	4B6		(V): (°C):	0.530 +55
		Res	erved		DOTS B	DOTS A	DOTS 9	DOTS 8	DOTS 7	DOTS 6	DOTS 5	DOTS 4	DOTS 3	DOTS 2	DOTS 1	DOTS 0
3A 3B	If Externa the discha	arge Over-Temperature Volumal Temperature 1 or the Extended external components.  Reserved  arge Over-Temperature Recurral Temperature 1 or the Extended external Temperature 0 or and obltage is based on recommen 50).  Reserved  arge Under-Temperature Vornal Temperature 1 or the Extended ext			Tempera OT bit is	ture 2 rise reset (unl	ess overri	ides are ii	n place).		Defa	ult (Hex):	053E		(V): (°C):	0.590 +50
	,	Res	erved		DOTR B	DOTR A	DOTR 9	DOTR 8	DOTR 7	DOTR 6	DOTR 5	DOTR 4	DOTR 3	DOTR 2	DOTR 1	DOTR 0
3C 3D	If Externa then the	l Tempera discharge	ture 1 or th	e External ed off and	Tempera the DUT	ture 2 is o	greater that The volta	an this vo	Itage,	-		ult (Hex):	0BF2		(V): (°C):	1.344 -10
		Res	erved		DUTS B	DUTS A	DUTS 9	DUTS 8	DUTS 7	DUTS 6	DUTS 5	DUTS 4	DUTS 3	DUTS 2	DUTS 1	DUTS 0
3E 3F	If Externa discharge	l Tempera FET is tu	ture 1 or the	e External	Tempera	ture 2 fall t (unless o	overrides	are in pla	ce). The		Defau	ult (Hex):	0A93		(V): (°C):	1.190 +5
		Res	erved		DUTR B	DUTR A	DUTR 9	DUTR 8	DUTR 7	DUTR 6	DUTR 5	DUTR 4	DUTR 3	DUTR 2	DUTR 1	DUTR 0
40 41		mal tempe				l	l		l		l	ult (Hex):	67CH	_	(V): (°C):	0.73 +115
41		Res	erved		IOTS B	IOTS A	IOTS 9	IOTS 8	IOTS 7	IOTS 6	IOTS 5	IOTS 4	IOTS 3	IOTS 2	IOTS 1	IOTS 0
42 43	When the	Reserved  Reserved  Reserved  Reserved  Reperature 1 or the Exter ge FET is turned on and the Diss based on recommended exit).  Reserved  Over-Temperature Voltage ernal temperature is greater the bit is set.  Reserved  Over-Temperature Voltage ernal temperature is greater the bit is set.  Reserved  Over-Temperature Recover the internal temperature voltage on again and the IOT bit is reserved			ops belov			e FETs ca	an be		Defa	ult (Hex):	621H		(V): (°C):	0.69 +95
40		Res	erved		IOTR B	IOTR A	IOTR 9	IOTR 8	IOTR 7	IOTR 6	IOTR 5	IOTR 4	IOTR 3	IOTR 2	IOTR 1	IOTR 0
44 45	If any cell	voltage is	below this	threshold v	oltage fo	r a sleep o	delay time	e, the dev	ce goes		Defa	ult (Hex):	06AA		(V):	2.0
		Res	erved		SLLB	SLLA	SLL 9	SLL 8	SLL 7	SLL 6	SLL 5	SLL 4	SLL 3	SLL 2	SLL 1	SLL 0

Bit/	F 7	E 6	D 5	C 4	В 3	A 2	9	8 0	7	6	5	4	3	2	1	0
ADDR	Sleep De Sleep De This value threshold	lay Timer/\ elay e sets the	Watchdog time that is device en	Timer required fo	or any cel	I to be be	low the sl	eep volta			Defau	ult (Hex):	FC0F	Sleep WDT	(s) (s)	1 31
46 47	Time allow	e writes to	WDT) icrocontroll the ISL942													
	WDT4	WDT3	WDT2	WDT1	WDT0	SLTA	SLT9	SLT8	SLT7	SLT6	SLT5	SLT4	SLT3	SLT2	SLT1	SLT0
		0 to	o 31 secon	ds		00 = μs 01 = ms 10 = s 11 = mir						0 to 511				
	Mode Tir	ner	Cell Config ter Sleep n		the Doze	mode wh	en no cur	rrent is de	tected.		Defau	ult (Hex):	83FF	Idle/ Doze: Sleep Mode	(min) (min) Cells	15 240 3
	Only thes	figuration e combina from turnin	ations are a	cceptable.	Any othe	er combina	ation will p	prevent								
48	CELL8	CELL7	CELL6	CELL5	CELL4	CELL3	CELL2	CELL1	MOD7	MOD6	MOD5	MOD4	MOD3	MOD2	MOD1	MOD0
49		8765	4321		Ν	IUMBER	OF CELL	.S	Idle and	Doze Mo						
		1000	0011			3 Cells c	onnected		Sleep M	lode	[MO	D3:0] = 0	to 15 Mir	nutes		
		1100	0011			4 Cells c	onnected		Olcop IVI	ouc	[MOE	07:4] = 0 1	to 240 Mi	nutes		
		1100	0111			5 Cells c	onnected		Example							
			0111			6 Cells c				∍. 0101 101	0					
			1111				onnected			e = 10 m						
		1111	1111			8 Cells c	onnected		Sleep =	80 minute	es					

**Table 24.16 EEPROM Register Detail (Feature Controls)** 

Bit/ ADDR	7	6	5	4	3	2	1	0
4A	CFPSD CELLF PSD  1 = Activates PSD output when a "Cell Fail" condition occurs. 0 = Does NOT activate PSD output when a cell fails condition occurs.	Reserved	XT2M xTemp 2 Mode Control  1 = xT2 monitors FET temp. Cell balance outputs are not shut off when xT2 temperature exceeds Cell Balance limits 0 = xT2 monitors cell temp. (Normal operation.)	TGain External Temp Gain  1 = Gain of iT, xT1 and xT2 inputs is 1x. 0 = Gain of iT, xT1 and xT2 inputs is 2x.	Reserved, this bit must be 0.	PCFETE Precharge FET Enable  1 = Precharge FET output turns on instead of the CFET output when any of the cell voltages are below the under the LVCHG threshold. 0 = Precharge FET is not used	DOWD Disable Open-Wire Scan  1 = Disable the input open- wire detection scan 0 = Enable the input open- wire detection scan scan	OWPSD Open-Wire PSD  1 = Responds automatically to the input Open Wire condition AND sets PSD. 0 = Responds automatically to the input Open Wire condition and DOES NOT set PSD.
4B	CBDD CB during Discharge  1 = Do balance during discharge 0 = No balance during discharge When both CBDD and CBDC equal "0", cell balance is turned off.	CBDC CB during Charge  1 = Do balance during charge  0 = No balance during charge  When both CBDD and CBDC equal "0", cell balance is turned off.	DFODUV DFET on during UV (Charging)  1 = Keep DFET on while the pack is charging, regardless of the cell voltage. This minimizes DFET power dissipation during UV, when the pack is charging 0 = Normal DFET operation.	CFODOV CFET on during OV (Discharging)  1 = Keep CFET on while the pack is discharging, regardless of the cell voltage. This minimizes CFET power dissipation during OV, when the pack is discharging 0 = Normal CFET operation.	UVLOPD Enable UVLO Power-Down  1 = The device powers down when detecting an UVLO condition. 0 = When a UVLO condition is detected, the device remains powered.	Reserved	Reserved	CB_EOC Enable CBAL during EOC  1 = Cell balance occurs during EOC condition regardless of current direction. 0 = Cell balance turns off during EOC if there is no current flowing.
4C 4F				•	erved	<u> </u>	<u> </u>	
50 57		Ayailable to	o the user (Note:		EPROM low memory asso	ociated with these	e registers).	

## 25. Registers: Detailed (RAM)

Table 25.17 RAM Register Detail (Status and Control)

Bit/ ADDR	7	6	5	4	3	2	1	0
80 (Read only)	CUT Charge Under-Temp	COT Charge Over-Temp	DUT Discharge Under-Temp	DOT Discharge Over-Temp	UVLO Undervoltage Lockout	<b>UV</b> Undervoltage	OVLO Overvoltage Lockout	<b>OV</b> Overvoltage
These bits are set and reset by the device.	An external thermistor shows the temp is lower than the minimum charge temp limit.	An external thermistor shows the temp is higher than the maximum charge temp limit.	is lower than the minimum	An external thermistor shows the temp is higher than the maximum discharge temp limit.	At least one cell is below the undervoltage lockout threshold.	At least one cell has an undervoltage condition.	At least one cell is above the overvoltage lockout threshold.	At least one cell has an overvoltage condition.
81 (Read only) These bits are set and reset by the device	EOCHG End of charge End of charge voltage reached.	Reserved	OPEN Open wire  An open input circuit is detected.	CELLF Cell Fail  Indicates that there is more than the maximum allowable voltage difference between cells.	DSC Discharge Short-Circuit Short-circuit current detected.	DOC Discharge Overcurrent  Excessive Discharge current detected.	COC Charge Overcurrent Excessive Charge current detected.	IOT Internal Over-Temp The internal sensor indicates an over-temp condition.
82 (Read only) These bits are set and reset by the device	LVCHG Low Voltage Charge  At least one cell voltage < LVCHG threshold. If set, PCFET turns on instead of CFET.	INT_SCAN Internal Scan In-Progress When this bit is "0" for the duration of the internal scan.	ECC_FAIL EEPROM Error Correct Fail EEPROM error correction failed. Two bits failed, error not corrected. Previous value retained.	ECC_USED EEPROM Error Correct EEPROM error correction used. One bit failed, bit error corrected.	DCHING Discharging Indicates that a discharge current is detected. Charge current is flowing out of the pack.	CHING Charging Indicates that a charge current is detected. Charge current is flowing into the pack.	attached. (CHMON > threshold.) If µCLMON = 0, bit resets automatically. If µCLMON = 1,	LD_PRSNT Load Present  Set to "1" during DOC or DSC, while load attached. (LDMON < threshold.)  If µCCMON = 0, bit resets automatically. If µCCMON = 1, bit resets by µC read of register.
83 (Read only) These bits are set and reset by the device	Reserved	IN_SLEEP In Sleep Mode No scans. RGO remains on, VREF off. Monitors for a charger or load connection.	IN_DOZE In Doze mode Scans every 512ms	IN_IDLE In Idle Mode Scans every 256ms		CBOV Cell Balance Overvoltage All cell voltages > the maximum allowable cell balance voltage threshold.	CBUT Cell Balance Under-Temp xT1 or xT2 indicates temp	CBOT Cell Balance Over-Temp xT1 or xT2 indicates temp > allowable cell balance high temperature threshold
8 <u>4</u> (R/W)	overrides the int	ol the cell balan emal cell baland CB7ON	CB6ON	CB5ON	CB4ON	CB3ON	CB2ON	CB1ON
			and CBnON bit = or CBnON bit = 0					

**Table 25.17** RAM Register Detail (Status and Control) (Continued)

Bit/ ADDR	7	6	5	4	3	2	1	0
	internal scan op Current Gain Se Current gain set	ed by ADC where eration.  etting when current is	n microcontroller monitored by Al	DC. Only used				
	ADC Conversion							
85		ADCSTRT	CG1	CG0	AO3	AO2	AO1	AO0
(R/W)	Reserved	Ext µC sets this bit to 1 to start a conversion	01 10	x50	A03210 0000 0001 0010 0011 0100 0101 0110	OFF VC1 VC2 VC3 VC4 VC5 VC6	1010	VC8 Pack current VBAT/16 RGO/2 xT1 xT2 iT
8 <u>6</u> (R/W)	CLR_LERR Clear load error  1 = Resets load monitor error condition. This bit is automatically cleared. Only active when µCCMON = 1	LMON_EN Load monitor enable  1 = Load monitor on 0 = Load monitor off  Only active when µCLMON = 1	CLR_ERR Clear charge error  1 = Resets charge monitor error condition. This bit is automatically cleared. Only active when µCCMON = 1	CMON_EN Charge monitor enable  1 = Charger monitor on 0 = Charger monitor off. Only active when µCCMON = 1	1 = PSD on 0 = PSD off	PCFET Pre-charge FET  1 = PCFET on 0 = PCFET off Bit = 0 if DOC or DSC, unless the automatic response is disabled by µCFET bit. (4)	CFET Charge FET  1 = CFET on 0 = CFET off Bit = 0 if COC, unless the automatic response is disabled by µCFET bit. (4)	DFET Discharge FET  1 = DFET on 0 = DFET off Bit = 0 if DOC or DSC unless the automatic response is disabled by µCFET bit. (4)
8 <u>7</u> (R/W)	Reserved	μCFET μC does FET control  1 = FETs controlled by external μC. 0 = Norm automatic FET control (7), (10)	μCCBAL μC does cell balance  1 = Internal balance disabled. μC manages cell balance 0 = internal balance enabled. (7)	μCLMON μC does load monitor  1 = Load monitor on 0 = Load monitor off (7)		μCSCAN μC does scan  1 = No auto scan. System controlled by μC. 0 = Normal scan (7), (99)	OW_STRT Open wire start  1 = Does one open-wire scan (bit auto reset to 0) 0 = No scan Only active if DOWD = 1 or µCSCAN = 1	CBAL_ON Cell balance Or 1 = (CBnON =1) outputs ON 0 = Cell bal outputs OFF Only active if µCCBAL= 1.
8 <u>8</u> (R/W)	Reserved	Reserved	Reserved	Reserved	PDWN Power-Down  1 = Power-down the device. 0 = Normal operation	SLEEP Set Sleep  1 = Put device into Sleep mode. 0 = Normal operation	DOZE Set Doze  1 = Put device into Doze mode. 0 = Normal operation	IDLE Set Idle  1 = Put device into Idle mode 0 = Normal operation.
	EEPROM Enab	le						
8 <u>9</u> (R/W)	Reserved. Thes		zero.					EEEN 0 = RAM access 1 = EEPROM access

Table 25.18 RAM Register Detail (Monitored Voltages)

	_				tei Det		_				1					
Bit/ ADDR	F		D 5	C 4	B 3	A 2	9	8	7	6	5	4	3	2	1	0
	Cell	Minimum	Voltage	9					l.			l .		l.	L. L	
8A 8B	This	s is the volta	age of th	ne cell w	ith the m	inimum v	oltage.					$\frac{10e_{10} \times 1095 \times 3}{1095 \times 3}$	1.8 × 8			
		Rese	erved		CELLM INB	CELLM INA	CELLM IN9	CELLM IN8	CELLM IN7	CELLM IN6	CELLM IN5	CELLM IN4	CELLM IN3	CELLM IN2	CELLM IN1	CELLM IN0
	Cell	Maximum	ı Voltag	е	1	l			l			<u> </u>		l	<u> </u>	
8C 8D		s is the volta	_		ith the m	aximum	voltage.					$\frac{lue_{10} \times log_{5 \times 3}}{log_{5 \times 3}}$	1.8 × 8			
		Rese	erved		CELLM AXB	CELLM AXA	CELLM AX9	CELLM AX8	CELLM AX7	CELLM AX6	CELLM AX5	CELLM AX4	CELLM AX3	CELLM AX2	CELLM AX1	CELLM AX0
	Pac	k Current									1					
	This	is the curr	ent flow	ing into	or out of	the pack	=				HEXv	alue 10	< 1.8			
8E										4	1095 × C	Gain × S	enseR		Dalasit.	
8F										identifie	d by CHI	NG and I	CHING	hits	Polarity	
		Rese	erved		ISNSB	ISNSA	ISNS9	ISNS8	ISNS7			ISNS4	ISNS3	ISNS2	ISNS1	ISNS0
	Cell	1 Voltage									<b>.</b>	<u> </u>				
00	This	s is the volta	age of C	ELL1.							HEXva	lue <sub>10</sub> ×	$1.8 \times 8$			
90 91											4	1095 × 3				
31		Poor	onvod		CELL1	CELL1	CELL1	CELL1	CELL1							
			erved		В	Α	9	8	7	6	5	4	3	2	1	0
		2 Voltage		NEL 1 0							HEYwa	lue v	1 2 ~ 2			
92	Inis	s is the volta	age of C	ELL2.								lue <sub>10</sub> ×	1.6 × 6			
93												$1095 \times 3$				
		Rese	erved		CELL2 B	CELL2 A	CELL2	CELL2 8	CELL2	CELL2 6	CELL2 5	CELL2	CELL2	CELL2 2	CELL2	CELL2
	Cell	3 Voltage				_ ^	9		'	0	3	7			•	U
		is the volta	age of C	ELL3.						:	HEXva	lue <sub>10</sub> ×	$1.8 \times 8$			
94												$1095 \times 3$				
95					CELL3	CELL3	CELL3	CELL3	CELL3							
		Rese	erved		В	Α	9	8	7	6	5	4	3	2	1	0
		4 Voltage									HEVvo	1110 V	1 2 2			
96	Ihis	s is the volta	age of C	ELL4.								lue <sub>10</sub> ×	1.0 × 0			
97						•	•					$1095 \times 3$				
		Rese	erved		CELL4	CELL4	CELL4		CELL4	CELL4	CELL4 5	CELL4	CELL4	CELL4	CELL4	CELL4
-	Call	l 5 Voltage			В	Α	9	8	/	6	5	4	3	2	1	0
		s is the volta		ELL5.							HEXva	lue <sub>10</sub> ×	1.8 × 8			
98			J									$\frac{10}{1095 \times 3}$	····			
99					CELL5	CELL 5	CELLS	CELL 5	CELL5	CELL5		CELL5	CELL5	CELL5	CELL5	CELL5
		Rese	erved		В	A	9	8	7	6	5	4	3	2	1	0
	Cell	6 Voltage			l		ı						4.0.0	l.		
0.4	This	is the volta	age of C	ELL6.							HEXva	lue <sub>10</sub> ×	1.8 × 8			
9A 9B											4	$1095 \times 3$				
0.5		Rese	erved					CELL6		CELL6		CELL6			CELL6	
<u> </u>	Call				В	Α	9	8	7	6	5	4	3	2	1	0
		7 Voltage is the voltage		FI I 7							HEXva	lue <sub>10</sub> ×	1.8 × 8			
9C		u lo voite										$\frac{10}{1095 \times 3}$				
9D					CELL7	CELL7	CELL7	CELL7	CELL7	CELL7		CELL7	CELL7	CELL7	CELL7	CELL7
		Rese	erved		B B	A A	9	8	7	6	5	4	3	2	1	0

## Table 25.18 RAM Register Detail (Monitored Voltages)(Continued)

									· · ·							
Bit/ ADDR	F 7	E 6	D 5	C 4	B 3	A 2	9 1	8 0	7	6	5	4	3	2	1	0
9E 9F	Cell 8 V This is t	_	ige of C	ELL8.						]	HEXva 4	lue <sub>10</sub> ×	1.8 × 8			
		Rese	erved		CELL8 B	CELL8 A	CELL8 9	CELL8 8	CELL8 7	CELL8 6	CELL8 5	CELL8 4	CELL8	CELL8 2	CELL8 1	CELL8 0
A0 A1	Internal This is t			orted by	the ISL9	4202 inte	ernal tem	perature	sensor.		HEXv	<sup>value</sup> 10 4095	× 1.8			
		Rese	erved		iTB	iTA	iT9	iT8	iT7	iT6	iT5	iT4	iT3	iT2	iT1	iT0
A2	Externa This is t pin.	he volta	ige repo					der on th				<sup>alue</sup> 10 4095				
		Rese	erved		xT1B	xT1A	xT19	xT18	xT17	xT16	xT15	xT14	xT13	xT12	xT11	xT10
A4 A5	Externa This is t pin.	•			an exterr	nal therm	nistor divi	der on th	e xT2		HEXv	<sup>value</sup> 10 4095	× 1.8			
		Rese	erved		xT2B	xT2A	xT29	xT28	xT27	xT26	xT25	xT24	xT23	xT22	xT21	xT20
A6 A7	<b>VBATT</b> This is t	•		ack.						-	HEXval	ue <sub>10</sub> × 4095	1.8 × 32			
		Rese	erved		VBB	VBA	VB9	VB8	VB7	VB6	VB5	VB4	VB3	VB2	VB1	VB0
A8 A9	VRGO V This is t	•		SL94202	2.5V reç	gulator.		]	HEXva	lue <sub>10</sub> ×	1.8 × 2					
		Rese	erved		RGOB	RGOA	RGO 9	RGO 8	RGO 7	RGO 6	RGO 5	RGO 4	RGO 3	RGO 2	RGO 1	RGO 0

#### Table 25.18 RAM Register Detail (Monitored Voltages)(Continued)

Bit/	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0	
ADDR	7	6	5	4	3	2	1	0	,	·	,	7	,	-	•	·	
	14-Bit ADC Voltage This is the calibrated voltage out of the ISL94202 ADC. In normal scan mode, this value is not usable, because it cannot be associated with a specific monitored voltage. However, when the μC takes over the scan									$ifHEXvalue_{10} \geq 8191 \rightarrow \frac{(HEXvalue_{10} - 16384) \times 1.8}{8191}$							
										$else \rightarrow \frac{HEXvalue_{10} \times 1.8}{8191}$							
	Res	erved	ADC D	ADC C	ADC B	ADC A	ADC 9	ADC 8	ADC 7	ADC 6	ADC 5	ADC 4	ADC 3	ADC 2	ADC 1	ADC 0	

#### Notes:

- A "1" written to a control or configuration bit causes the action to be taken. A "1" read from a status bit indicates that the condition exists.
- "Reserved" indicates that the bit or register is reserved for future expansion. When writing to RAM addresses, write a reserved bit with the value "0". Do not write to reserved registers at addresses 4CH through 4FH, 58H through 7FH, or ACH through FFH. Ignore reserved bits that are returned in a read operation.
- 3. The IN\_SLEEP bit is cleared on initial power up, by the CHMON pin going high or by the LDMON pin going low.
- 4. When the automatic responses are enabled, these bits are automatically set and reset by hardware when any conditions indicate. When automatic responses are over-ridden, an external microcontroller I<sup>2</sup>C write operation controls the respective FET and a read of the register returns the current state of the FET drive output circuit (though not the actual voltage at the output pin).
- 5. Setting EEEN to 0 prior to a read or write to the EEPROM area results in a read or write to the shadow memory. Setting EEEN to "1" prior to a read or write from the EEPROM area results in a read or write from the non-volatile array locations.
- 6. Writes to EEPROM registers require that the EEEN bit be set to "1" and all other bits in EEPROM enable register set to "0" prior to the write operation.
- 7. This bit is reset when the Watchdog timer is active and expires.
- 8. The memory is configured as eight pages of 16 bytes. The I<sup>2</sup>C can perform a "page write" to write all values on one page in a single cycle.
- Setting this bit to "1" disables all internal voltage and temperature scans. When set to "1", the external μC needs to process all overvoltage, undervoltage, over-temp, under temp and all cell balance operations.
- 10. Short-Circuit, Open-Wire, Internal Over Temperature, OVLO and UVLO faults, plus Sleep, and FETSOFF conditions override the µCFET control bit and automatically force the appropriate power FETs off.

ISL94202 26. Revision History

## 26. Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please visit our website to make sure you have the latest revision.


Date	Revision	Change
Mar 7, 2017	FN8889.2	Updated entire datasheet to new standards. Updated Applications section on page 1 Added Table #1.1 on page 4.
Dec 12, 2016	FN8889.1	Ordering Information table on page 4, updated Note 1 to include tape and reel options and quantities.  ESD Rating on page 8, Human Body Model (Tested per JESD22-A114F) changed from: 2kV to: 1.5kV
Oct 24, 2016	FN8889.0	Initial Release.


SEE DETAIL "X"


// 0.10 C

## 27. Package Outline Drawing


L48.6x6 48 Lead Thin Quad Flat No-Lead Plastic Package Rev 2, 7/14 For the most recent package outline drawing, see <u>L48.6x6</u>







TYPICAL RECOMMENDED LAND PATTERN



DETAIL "X"

#### NOTES:

- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance: Decimal  $\pm 0.05$
- 4. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.

ISL94202 28. About Intersil

#### 28. About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing, and high-end consumer markets.

For the most updated datasheet, application notes, related documentation, and related parts, see the respective product information page found at <a href="https://www.intersil.com">www.intersil.com</a>.

For a listing of definitions and abbreviations of common terms used in our documents, visit www.intersil.com/glossary.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support.

© Copyright Intersil Americas LLC 2016-2017. All Rights Reserved.

All trademarks and registered trademarks are the property of their respective owners.