

## ISL58792

Laser Diode Driver with Serial Control and Write Current DAC

FN7580

Rev 3.00

December 14, 2015

The ISL58792 is a highly integrated, single supply laser diode driver designed to support multi-standard writable optical drives in CD, DVD, and Blu-Ray formats at various speeds. It is a 'hybrid' part having an interface compatible with a conventional LDD, but an internal architecture similar to a write strategy LDD. This combination adds versatility to the conventional interface.

The rise time, fall time and overshoot of all outputs are adjustable to compensate for high and low resistance lasers.

The ISL58792 architecture includes dual write current banks, which can be selected using the bank select line, BSEL. This eliminates the need to synchronize the serial port to the media.

The oscillator is internally activated through program assignment to attach to any WEN state.

The WEN lines have internal 100Ω terminators. There is a skew detector on the WEN receiver outputs.


### Applications

- Combination DVD, CD, and Blue Writable Drives
- BD Camcorders
- BD Video Recorders

### Features

- Compatible with all Conventional Controllers Having a Serial Port, with Some Programming
- Programmable Snubber on all Outputs
- Compatible with Future Controllers Having Gray Coded WEN Lines for Glitchless High-Speed Operation
- WEN Line Skew Detection
- 1000mA Maximum Total Write Output Current.
- 10-bit x 10-bit Multiplying DAC Output Provides 10-bit Full Scale Adjustment and 10-bit Resolution at any Full Scale Output
- Three Laser Outputs Allow Read/Write DVD, CD, and Blue Combinations
- Single +5V Supply
- Analog Inputs Supports Read APC
- HFM Oscillator Programmable to 100mA<sub>p,p</sub> and Range from 100MHz to >1GHz
- Programmable HFM On, Off and Cooling Levels
- Programmable Spread Spectrum for Low EMI
- Built-in ADC to Sample Laser Voltage Allows Power Reduction by Optimizing Headroom
- Built-in Thermal Sensor Aids in Thermal Design
- Serial Input Works up to 50MHz
- Pb-Free (RoHS Compliant)

# Application Block Diagram




## Ordering Information

PART NUMBER (Note 2)	PART MARKING	TEMP RANGE (°C)	PACKAGE Tape & Reel (Pb-free)	PKG. DWG.#
ISL58792CRTZ	587 92CRTZ	-10 to +85	24 Ld TQFN	L24.4x4E
ISL58792CRTZ-T13 (Note 1)	587 92CRTZ	-10 to +85	24 Ld TQFN	L24.4x4E
ISL58792CRTZ-T7A (Note 1)	587 92CRTZ	-10 to +85	24 Ld TQFN	L24.4x4E

- Please refer to [TB347](#) for details on reel specifications.
- These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

## Pin Configuration

ISL58792  
(24 LD TQFN)  
TOP VIEW



## Pin Descriptions

PIN NAME	PIN NUMBER	I/O	PIN TYPE	PIN DESCRIPTION
WEN0, WEN0B	1, 2	I	LVDS	Write Enable 0. When WEN0 > WEN0B, the result is a logic 1 in the write current selection. Otherwise it is logic 0.
WEN1, WEN1B	3, 4	I	LVDS	Write Enable 1. When WEN1 > WEN1B, the result is a logic 1 in the write current selection. Otherwise it is logic 0.
WEN2, WEN2B	5, 6	I	LVDS	Write Enable 2. When WEN2 > WEN2B, the result is a logic 1 in the write current selection. Otherwise it is logic 0.
BSEL	7	I	Digital	Bank Select input selects the write current register banks.
RFREQ	8	I/O	Analog	A resistor from RFREQ to GND sets the range of the HFM frequency.
IAPC	9	I	Analog	A 1kΩ impedance current input; 100*IAPC flows to the output. This controls the read current, which may also include a current from an internal DAC.
VSL	10	O	Power	The internal 2.5V regulator; a 1μF capacitor from VSL to GND is recommended. Do not use VSL for other loads.
GND	11, 16, 20		Ground	Ground
RSET	12	I/O	Analog	A resistor from RSET to analog ground sets the DAC full-scale current.

## Pin Descriptions (Continued)

PIN NAME	PIN NUMBER	I/O	PIN TYPE	PIN DESCRIPTION
ENA	13	I	Digital	Chip enable input (H = enable, L = disable)
VSO	14, 18		Power	Supply voltage. (connect all pins)
IOUT2	15	O	Analog	Laser diode output #2
IOUT1	17	O	Analog	Laser diode output #1
IBLUE	19	O	Analog	Blue laser diode output
SEN	21	I	Digital	Serial control enable (H = enable, L = disable)
SDIO	22	I/O	Digital	Serial data for parameters and control; in/out
SCLK	23	I	Digital	Serial control clock
WEB	24	I	Digital	Write enable Bar. When low, write current is enabled.
PD			Thermal	The Thermal pad should be grounded and connected to a heat sink.

NOTE: Pins with the same name are internally connected together; however, LDD pins must not be used for connecting together external components or features.

**Absolute Maximum Ratings** ( $T_A = +25^\circ\text{C}$ )

$V_{SO}$ , Supply Voltage	6V
$V_{BLUE}$ , Voltage at $I_{BLUE}$	7V
$I_{OUT1,2}$ , Output Current	1000mApk
$I_{BLUE}$ , Output Current	600mApk
$V_{IN}$ , Logic Input Voltages	-0.5V to $V_{SO} + 0.5V$
$I_{IN}$ , Current into $R_{SET}$ , $R_{FREQ}$ , $I_{APC}$	5mA
ESD Rating	
Human Body Model (Tested per JESD22-A114F)	1500V
Machine Model (Tested per JESD22-A115B)	100V
Charge Device Model (Tested per JESD22-C101D)	1500V
Latch-up	100mA @ $+125^\circ\text{C}$

**Thermal Information**

Thermal Resistance (Typical)	$\theta_{JA}$ ( $^\circ\text{C}/\text{W}$ )	$\theta_{JC}$ ( $^\circ\text{C}/\text{W}$ )
24 Lead TQFN (Notes 3, 4)	42	5.4
$P_D$ , Maximum Power Dissipation	see Figure 12 on page 13	
$T_S$ , Storage Temperature Range	-60 $^\circ\text{C}$ to +150 $^\circ\text{C}$	
Pb-Free Reflow Profile	see link below <a href="http://www.intersil.com/pbfree/Pb-FreeReflow.asp">http://www.intersil.com/pbfree/Pb-FreeReflow.asp</a>	

**Operating Conditions**

$T_A$ , Ambient Temperature Range	-10 $^\circ\text{C}$ to +85 $^\circ\text{C}$
$T_J$ , Junction Temperature Range	-10 $^\circ\text{C}$ to +150 $^\circ\text{C}$

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

**NOTES:**

- $\theta_{JA}$  is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief [TB379](#).
- For  $\theta_{JC}$ , the "case temp" location is the center of the exposed metal pad on the package underside.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$

**Standard Conditions** Unless otherwise indicated, all of the following tables are:  $V_{SO} = V_{HI} = 5V$ ,  $R_{SET} = 620\Omega$ ,  $R_{FREQ} = 4.7k\Omega$ ,  $R_{LOAD-IOUT1/2} = 8\Omega$  to GND,  $R_{LOAD-BLUE} = 10\Omega$  to  $V_{HI}$ ,  $P_{MAX} = 0x3FF$ , Reg 1-21 = 88h, Reg x-00 bit6 = 0,  $T_A = +25^\circ\text{C}$ .

**Electrical Specifications** Standard conditions apply unless otherwise noted.

PARAMETER	DESCRIPTION	MIN (Note 13)	TYP	MAX (Note 13)	UNIT
<b>DC ELECTRICAL SPECIFICATIONS</b>					
$V_{SO}$	(Notes 5, 6)	4.5		5.7	V
$V_{BLUE}$	BLUE pin; $R_{LOAD} = 10\Omega$			7.0	V
$I_{VSO}$	Supply Current (No Current Output)		19	30	mA
$I_S, dis_{(nom)}$	Supply Current, Disable Mode		17	100	$\mu\text{A}$
$I_S, dis_{(high)}$	Supply Current; $V_{SO} = 5.5V$ , Disable Mode		25	100	$\mu\text{A}$
$I_{BLUE-LEAK1}$	$V_{BLUE} = 7.0V$ ; $I_{BLUE}$ is Selected; $CE = OE = 1$ ; Reg1-21 = 00h		150	300	$\mu\text{A}$
$I_{BLUE-LEAK2}$	$V_{BLUE} = 7.0V$ ; $I_{BLUE}$ is Selected; $CE = OE = 1$ ; $I_{APC}$ pin voltage = 0V			80	$\mu\text{A}$
$I_{BLUE-LEAK3}$	$V_{BLUE} = 7.0V$ ; $I_{BLUE}$ is not Selected; $CE = OE = 1$		1.1	1.6	mA
$V_{IH}$	Input Logic High Level	2.0			V
$V_{IL}$	Input Logic Low Level			0.8	V
$V_{OH}$	SDIO High Level, $I_L = -5mA$	2.4			V
$V_{OL}$	SDIO Low Level, $I_L = 5mA$			0.4	V
$I_{INH}$	Logic Input Current High Level	-15		+15	$\mu\text{A}$
$I_{INL}$	Logic Input Current Low Level	-15		+10	$\mu\text{A}$

**NOTES:**

- Required voltage at the device pins. Allowance must be made for any voltage drop between the power supply and the device.
- Required voltage also depends on laser diode manufacturer and pickup optical efficiency. Also, see  $R_{OUT}$  spec of WDAC.

**PMAX DAC (10-bit) DC Specifications** Standard conditions apply unless otherwise noted.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 13)	TYP	MAX (Note 13)	UNIT
DNL-PMAX	Differential Non-Linearity	(Note 7)	-3.5		+3.5	LSB
INL-PMAX	Integral Non-Linearity	At 200h Resistive Load ~0V to ~3V		+40		LSB
ZS-PMAX	Zero-Scale Error	(Note 8)	-2	0	+2	LSB
V <sub>RSET</sub>	RSET Pin Voltage		1.03	1.06	1.11	V

## NOTES:

7. Differential non-linearity (DNL) is the differential between the measured and ideal 1 LSB change of any two adjacent codes.
8. Zero-scale error (ZS) is the deviation from zero current output when the digital input code is zero.

**IOUT1/2 Write Power DAC (10-bit) DC Specifications** Standard conditions apply unless otherwise noted.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 13)	TYP	MAX (Note 13)	UNIT
DNL-W	Differential Non-Linearity		-1.7		+1.0	LSB
INL-W	Integral Non-Linearity	At 200h Resistive Load ~0V to ~3V		+21		LSB
FS <sub>OUT-W620</sub>	Write DAC Full-Scale Output Current R <sub>SET</sub> = 620Ω	WriteDAC = 0x3FF. Headroom depends on I <sub>OUT</sub>	475	525		mA
FS <sub>OUT-H1.1</sub>	Write DAC Full-Scale Output Current	WriteDAC = 0x3FF, Fixed Headroom = 1.1V	700	800	875	mA
PSRR <sub>FS</sub>	Power Supply Rejection - Full-Scale Current	vs V <sub>SO</sub> (Note 9)		-30		dB
TC <sub>FS-IOUT</sub>	Temperature Coefficient - Full-Scale Current	(Note 10) 0 °C to +85 °C		-32		ppm/°C
ZS-W	Zero-scale Error	(Note 11)	-2	0	+2	LSB
R <sub>OUT-WDAC</sub>	Write DAC Output Series Resistance	WriteDAC = P <sub>MAX</sub> = 0x3FF P <sub>MAX</sub> bias overdriven (Note 12)		1.1	1.4	Ω

## NOTES:

9. Full scale output current power supply sensitivity (SFS) is measured by varying the V<sub>SO</sub> from 4.5V to 5.5V DC and measuring the effect of this signal on the full-scale output current.
10. Full scale output current temperature coefficient (TFS) is given by delta (full scale output current)/Δ(T).
11. Zero-scale error (ZS) is the deviation from zero current output when the digital input code is zero.
12. P<sub>MAX</sub> bias overdriven via R<sub>SET</sub>.
13. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

**IBLUE Write Power DAC (10-bit) DC Specifications** Standard conditions apply unless otherwise noted.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 13)	TYP	MAX (Note 13)	UNIT
DNL-W	Differential Non-Linearity		-4.9		+2.0	LSB
INL-W	Integral Non-Linearity	At fixed 2.5V headroom		+60		LSB
FS <sub>OUT-H2.0</sub>	Write DAC Full-Scale Output Current R <sub>SET</sub> = 620Ω	WriteDAC = 0x3FF; Fixed Headroom = 2.0V; Reg 1-21 = 8F	380	450	575	mA
TR <sub>RANGE</sub>	Tr Tf Adjustment Range	Reg 1-0A from X0h to X7h		1		ns
PSRR <sub>FS</sub>	Power Supply Rejection - Full-Scale Current	vs V <sub>SO</sub> (Note 14)		-40		dB
TC <sub>FS-IBLUE</sub>	Temperature Coefficient - Full-Scale Current	(Note 15)		600		ppm/°C
ZS-W	Zero-Scale Error	V <sub>IOUT</sub> = 2V (Note 16)	-8	0	+8	LSB
R <sub>OUT-WDAC</sub>	Write DAC Output Series Resistance	WriteDAC = P <sub>MAX</sub> = 0x3FF P <sub>MAX</sub> bias overdriven (Note 17)		3.4	4.5	Ω

## NOTES:

14. Full scale output current power supply sensitivity (SFS) is measured by varying the V<sub>SO</sub> from 4.5V to 5.5V DC and measuring the effect of this signal on the full-scale output current.
15. Full scale output current temperature coefficient (TFS) is given by delta (full scale output current)/Δ(T).
16. Zero-scale error (ZS) is the deviation from zero current output when the digital input code is zero.
17. P<sub>MAX</sub> bias overdriven via R<sub>SET</sub>.

**IBLUE Read APC Amplifier DC Specifications** Standard conditions apply unless otherwise noted.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 13)	TYP	MAX (Note 13)	UNIT
I <sub>APC-MIN-GAIN</sub>	Current Gain @ Min Gain	Reg1-21h = 1X, I <sub>APC</sub> = 0μA, 500μA	8	15	25	mA/mA
I <sub>APC-MAX-GAIN</sub>	Current Gain @ Max Gain	Reg1-21h = FX, I <sub>APC</sub> = 0μA, 500μA	195	250	295	mA/mA
I <sub>APC-GAIN</sub>	Current Gain	I <sub>APC</sub> = 0μA, 500μA	95	135	175	mA/mA
I <sub>APC-OS</sub>	Current Offset	I <sub>APC</sub> = 0μA	-2	1	3	mA
LIN <sub>APC</sub>	Output Current Linearity; Best Fit	I <sub>APC</sub> = 0μA, 500μA, 1.0mA	-12		1	%
I <sub>OUT-R-APC</sub>	Blue Read Output Current, Using I <sub>APC</sub> Input	I <sub>APC</sub> = 1.5mA	150			mA
R <sub>IN</sub>	I <sub>APC</sub> Input Impedance to GND		700	950	1200	Ω
PSRR <sub>APC</sub>	I <sub>APC</sub> Current Power Supply Rejection	I <sub>OUT-average</sub> = 100mA, varying V <sub>SO</sub>		-46		dB

**OUT1/2 Read APC Amplifier DC Specifications** Standard conditions apply unless otherwise noted.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 13)	TYP	MAX (Note 13)	UNIT
I <sub>APC-MIN-GAIN</sub>	Current Gain @ Min Gain	Reg1-21h = 1X, I <sub>APC</sub> = 0μA, 500μA	11	14.5	19	mA/mA
I <sub>APC-MAX-GAIN</sub>	Current Gain @ Max Gain	Reg1-21h = FX, I <sub>APC</sub> = 0μA, 500μA	155	173	200	mA/mA
I <sub>APC-GAIN</sub>	Current Gain	I <sub>APC</sub> = 0μA, 500μA	85	100	115	mA/mA
I <sub>APC-OS</sub>	Current Offset	I <sub>APC</sub> = 0μA	-2	1	3	mA
LIN <sub>APC</sub>	Output Current Linearity; Best Fit	I <sub>APC</sub> = 0μA, 500μA, 1.0mA	-1		6	%
I <sub>OUT-R-APC</sub>	Read Output Current, Using I <sub>APC</sub> Input	I <sub>APC</sub> = 1.5mA	120			mA
R <sub>IN</sub>	I <sub>APC</sub> Input Impedance to GND		700	950	1200	Ω
PSRR <sub>APC</sub>	I <sub>APC</sub> Current Power Supply Rejection	I <sub>APC-IN</sub> = 0.45mA, varying V <sub>SO</sub>		-48		dB

**Read DAC (12-bit) DC Specifications** Standard conditions apply unless otherwise noted.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 13)	TYP	MAX (Note 13)	UNIT
DNL-R	Read DAC Differential Non-Linearity	PREAD: Reg 0-19 + Reg 1-09	-2		+2	LSB
INL-R	Read DAC Integral Non-Linearity	@ 900h on Resistive Load. 0V to ~3V		+90		LSB
I <sub>OUT-R-DAC-RED</sub>	Read Output Current, Read DAC at Full-Scale, I <sub>OUT1</sub> or I <sub>OUT2</sub>	PREAD = 0xFFFF, I <sub>APC</sub> = 0mA, Reg 1-21 = 8F	120	150	180	mA
PSRR <sub>FS</sub>	Power Supply Rejection - Full-Scale Current	Varying the V <sub>SO</sub> (Note 18)		-42		dB
TC <sub>FS-IOUT</sub>	Temperature Coefficient - Full-Scale Current	Not including the R <sub>SET</sub> tempco (Note 19) 0°C to +85°C		-48		ppm/°C
ZS-R	Zero-Scale Error	V <sub>IOUT</sub> = 2V (Note 20)	-80	0	80	LSB

## NOTES:

18. Full scale output current power supply sensitivity (SFS) is measured by varying the V<sub>SO</sub> from 4.5V to 5.5V DC and measuring the effect of this signal on the full-scale output current.

19. Full scale output current temperature coefficient (TFS) is given by delta (full scale output current)/Δ(T).

20. Zero-scale error (ZS) is the deviation from zero current output when the digital input code is zero.

**HFM (High Frequency Modulator)** Standard conditions unless otherwise noted.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 13)	TYP	MAX (Note 13)	UNIT
I <sub>MAX-RED-OFF-LINK</sub>	Max HFM Off DC Output, I <sub>OUT1</sub> or I <sub>OUT2</sub> in Link Mode	HFMOFF = 0xFFFF	110	145	180	mA
I <sub>MAX-RED-OFF-UNLINK</sub>	Max HFM Off DC Output, I <sub>OUT1</sub> or I <sub>OUT2</sub> in Unlink Mode	HFMOFF = 0xFFFF	100	135	170	mA
I <sub>MAX-BLUE-OFF</sub>	Max HFM Off DC Output, I <sub>BLUE</sub>	HFMOFF = 0xFFFF	45	62	75	mA
I <sub>MIN-RED-OFF</sub>	Min HFM Off DC Output, I <sub>OUT1</sub> or I <sub>OUT2</sub>	HFMOFF = 0x000	-3	0	3	mA
I <sub>MIN-BLUE-OFF</sub>	Min HFM Off DC Output, I <sub>BLUE</sub>	HFMOFF = 0x000	-3	0	3	mA
I <sub>MAX-RED-ON-LINK</sub>	Max HFM Oscillator Output, I <sub>OUT1</sub> or I <sub>OUT2</sub> in Link Mode	HFMON = Reg 0-17h = 0xFF		118		mAp.p
I <sub>MAX-RED-ON-UNLINK</sub>	Max HFM Oscillator Output, I <sub>OUT1</sub> or I <sub>OUT2</sub> in Unlink Mode	HFMON = Reg 0-17h = 0xFF		114		mAp.p
I <sub>MAX-BLUE-ON</sub>	Max HFM Oscillator Output, I <sub>BLUE</sub>	HFMON = 0xFF		60		mAp.p
F <sub>OSC-HI-MAX</sub>	Max HFM Frequency, High Range	Reg 0-16 = FFh, Reg X-00 bit 6 = 0	900	1086	1300	MHz
F <sub>OSC-HI-MIN</sub>	Min HFM Frequency, High Range	Reg 0-16 = 01h, Reg X-00 bit 6 = 0	135	190	255	MHz
F <sub>OSC-LO-MAX</sub>	Max HFM Frequency, Low Range	Reg 0-16 = FFh, Reg X-00 bit 6 = 1	470	565	670	MHz
F <sub>OSC-LO-MIN</sub>	Min HFM Frequency, Low Range	Reg 0-16 = 01h, Reg X-00 bit 6 = 1	55	80	110	MHz
PSRR <sub>OSC-FREQ</sub>	PSRR - HFM Frequency	V <sub>SO</sub> from 4.5V to 5.0V		0.5		%/V
PSRR <sub>OSC-AMP-IOUT</sub>	PSRR - HFM Amplitude	350MHz; HFMON = FFh; Link		3		%/V
PSRR <sub>OSC-AMP-IBLUE</sub>	PSRR - HFM Amplitude	700MHz; HFMON = FFh; Link		1.2		%/V
TF <sub>OSC400MAX</sub>	HFM Frequency Temperature Coefficient	Range from 200MHz to 400MHz		0 - 900		ppm/°C
TF <sub>OSC900MAX</sub>	HFM Frequency Temperature Coefficient	Range from 400MHz to 900MHz		±250		ppm/°C
VR <sub>FREQ</sub>	R <sub>FREQ</sub> Pin Voltage	R <sub>FREQ</sub> = 4.7kΩ	0.9	1.03	1.2	V
SS-WIDTH-10h	Spread Spectrum Spreading Width	R <sub>FREQ</sub> = 4.7kΩ, Reg 1-18 = 10h, Reg 0-16 = 26h; Reg X-00 bit 6 = 0	0.15	0.35	0.75	%
SS-WIDTH-70h	Spread Spectrum Spreading Width	R <sub>FREQ</sub> = 4.7kΩ, Reg 1-18 = 70h, Reg 0-16 = 26h; Reg X-00 bit 6 = 0	0.65	1.4	2.1	%



**HFM (High Frequency Modulator)** Standard conditions unless otherwise noted. (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 13)	TYP	MAX (Note 13)	UNIT
SS-WIDTH-78h	Spread Spectrum Spreading Width	R <sub>FREQ</sub> = 4.7kΩ, Reg 1-18 = 78h, Reg 0-16 = 26h; Reg X-00 bit 6 = 0	1.7	2.8	4	%
SS_Shift	Shift of Center Frequency when SS is Enabled vs when it's Disabled	R <sub>FREQ</sub> = 4.7kΩ, Reg 1-18 = 00h to 40h, Reg 0-16 = 26h; Reg X-00 bit 6 = 0		1.4		%
SS_Mod	Spread Spectrum Modulation Frequency	REG 1-18h Bit 7 = 0; Reg X-00 bit 6 = 0	50	76	105	kHz
SS_Mod	Spread Spectrum Modulation Frequency	REG 1-18h Bit 7 = 1; Reg X-00 bit 6 = 0	25	44	65	kHz

**Serial Interface AC Performance** Standard conditions unless otherwise noted.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 13)	TYP	MAX (Note 13)	UNIT
F <sub>SER</sub>	SCLK Operating Range	Static logic not limited at low frequency			50	MHz
t <sub>EH</sub>	SEN "H" Time	@ 50MHz	320			ns
t <sub>EL</sub>	SEN "L" Time	@ 50MHz	160			ns
t <sub>ERSR</sub>	SEN Rising Edge to the First SCLK Rising Edge	@ 50MHz	10			ns
t <sub>CDS</sub>	SDIO Set Up Time	@ 50MHz		10		ns
t <sub>CDH</sub>	SDIO Hold Time	@ 50MHz		10		ns
t <sub>SREF</sub>	Last SCLK Rising Edge to SEN Falling Edge	@ 50MHz	10			ns
t <sub>CC</sub>	SCLK Cycle Time <sup>1</sup>	@ 50MHz	20			ns
Duty	SCLK "H" Duty Cycle	@ 50MHz	40	50	60	%
t <sub>CDD</sub>	SDIO Output Delay	@ 50MHz			4	ns
t <sub>EDH</sub>	SDIO Output Hold Time	@ 50MHz	2			ns

**LVDS Specifications** Standard conditions unless otherwise noted.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 13)	TYP	MAX (Note 13)	UNIT
V <sub>IN-HIGH</sub>	Maximum Single Line Voltage			2.4		V
V <sub>IN-LOW</sub>	Minimum Single Line Voltage			0		V
R <sub>IN</sub>	Input Resistance		85	100	115	Ω
V <sub>MIN</sub>	Minimum Differential Voltage	Signal tested with ±240mV differential input	240			mV <sub>PK</sub>

**Laser Driver AC Performance** Demo board test, 10% duty cycle pulse, load = equivalent circuitry to [laser + flex cable] and/or as noted.  
 $V_{SO} = 5V$ ,  $T_A = +25^\circ C$ 

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
$t_{R-IOUTx}$	$I_{OUT1/2}$ Write Rise Time (10% to 90%)	300mW Optical ML229U7		1.3		ns
$t_{F-IOUTx}$	$I_{OUT1/2}$ Write Fall Time (10% to 90%)	300mW Optical ML229U7		800		ps
$O/S_{IOUTx}$	$I_{OUT1/2}$ Write Pulse Overshoot	300mW Optical ML229U7		11		%
$t_{D-IOUTx}$	$I_{OUT1/2}$ Write Pulse Delay From LVDS = Zero crossing to $I_{OUT}$ rise 10%			5.3		ns
$t_{R-BLUE}$	$I_{BLUE}$ Write Rise Time (10% to 90%)	300mW Optical		650		ps
$t_{F-BLUE}$	$I_{BLUE}$ Write Fall Time (10% to 90%)	300mW Optical		450		ps
$O/S_{BLUE}$	$I_{BLUE}$ Write Pulse Overshoot	300mW Rising Optical		12		%
$t_{D-BLUE}$	$I_{BLUE}$ Write Pulse Delay From LVDS = Zero crossing to $I_{OUT}$ rise 10%			5.2		ns
$I_{NOISE-IOUTx}$	$I_{OUT1/2}$ Read Output Current Noise	$I_{OUT} = 50mA$ , measured @ 10MHz		0.55		nA/ $\sqrt{Hz}$
$I_{NOISE-IOUTx}$	$I_{OUT1/2}$ Read and HFM Output Current Noise	$I_{OUT} = 50mA+30mA_{p,p}$ ; measured @ 10MHz		0.96		nA/ $\sqrt{Hz}$
$I_{NOISE-BLUE}$	$I_{BLUE}$ Read Output Current Noise	$I_{OUT} = 50mA$ , measured @ 10MHz		0.37		nA/ $\sqrt{Hz}$
$I_{NOISE-BLUE}$	$I_{BLUE}$ Read and HFM Output Current Noise	$I_{OUT} = 50mA+10mA_{p,p}$ ; measured @ 10MHz		0.47		nA/ $\sqrt{Hz}$
$BW_{APC}$	Read Amplifier 3dB Bandwidth	$I_{OUT} = 50mA$		0.5		MHz

TABLE 1. AMPLITUDE SELECTION REGISTER ACTIVATION

NAME	ENA	WEB	CRO Bit 2	WEN2	WEN1	WEN0	MSB BSEL = 0	LSB BSEL = 0	MSB BSEL = 1	LSB BSEL = 1
OFF	0	X	x	X	X	X	X	X	X	X
READ	1	1	0	X	X	X	0-19	1-09	0-19	1-09
W0	1	0	1	0	0	0	0-10	2-10	0-11	2-11
W1	1	0	1	0	0	1	0-04	2-04	0-05	2-05
W2	1	0	1	0	1	0	0-06	2-06	0-07	2-07
W3	1	0	1	0	1	1	0-08	2-08	0-09	2-09
W4	1	0	1	1	0	0	0-0A	2-0A	0-0B	2-0B
W5	1	0	1	1	0	1	0-0C	2-0C	0-0D	2-0D
W6	1	0	1	1	1	0	0-0E	2-0E	0-0F	2-0F
W7	1	0	1	1	1	1	0-12	2-12	0-13	2-13

## NOTES:

21. There are two sets of write current registers. When BSEL = 1, bank 1 is selected. When BSEL = 0, bank 0 is selected.
22. Read and write are independent. Read is enabled with a control bit.
23. Register terminology is page Number-Register number (hex). Thus 1-09 is page 1, register 09h.

## Applications Information

### I<sub>OUT</sub>

The data sheet values for oscillator current, and write current are based on an R<sub>SET</sub> of 620Ω when P<sub>MAX</sub> and WriteDAC are both set to full scale. The user may choose R<sub>SET</sub> to match the output current needs of the application.

The P<sub>MAX</sub> DAC is biased by I<sub>RSET</sub> (= V<sub>RSET</sub>/R<sub>SET</sub>). See the “Typical Performance Curves” on page 11.

The write channel output capability for a typical part is shown in Figures 1, 2, and 3. The amount of I<sub>OUT</sub> will be limited by the available headroom voltage at the I<sub>OUTx</sub> pins.

A four input DAC (Reg 1-0A bits 3, 2, 1, 0) can be used to control the amount of RC snubbing applied to the outputs. For I<sub>BLUE</sub>, there is an extra bit (Reg 1-0A bit 4) weighted as MSB.

Read current may be controlled by either the Read DAC or the I<sub>APC</sub> input. When set by the P<sub>READ</sub> DAC, I<sub>READ</sub> is limited to the data sheet value, whereas the I<sub>APC</sub> input will allow a significantly higher value to be obtained. The ReadDAC and I<sub>APC</sub> currents sum together.

Glitches could occur if two or three WEN lines are changed simultaneously, and the propagation delay is different for the two lines between the inner circuits of the controller and the inner circuits of the LDD. Because the WEN lines are encoded, the selected write current will be correct before the change in code, and again after the code changes. But some other output could result momentarily if the propagation delays are not matched. The skew detector detects the first rising edge at the LVDS outputs.

### F<sub>OSC</sub>

Both F<sub>OSC</sub> and R<sub>FREQ</sub> may be chosen to accommodate the desired range or operating point of the HFMFREQ DAC. Although F<sub>OSC</sub> is relatively linear with DAC code, monotonicity is not guaranteed (see Figures 5 and 6).

The oscillator may be turned on by the WEN code selected. The particular code that selects the oscillator is under program control. The P<sub>COOL</sub> function is also available through the program control and WEN selection.

The WEB enables write current. WEN code 000 through 111 will select a write current as described in Table 1.

### Power

The main power consumption is caused by the headroom voltage across the output stage (V<sub>SO</sub> - V<sub>IOUT</sub>) x I<sub>OUT</sub>. For I<sub>OUT1</sub> and I<sub>OUT2</sub>, the V<sub>SO</sub> can be reduced below 5.0V, as long as sufficient headroom voltage is available to obtain the desired output current. For the blue outputs, the built in ADC can be used to obtain the output voltage, which is also the headroom voltage. The HFM oscillator power consumption will increase with increasing frequency and amplitude (see Figure 7).

Note that in the TQFN package, the die is mounted directly on the thermal pad. This provides a very low thermal resistance Junction to thermal pad of just a few °C/W. The problem is in moving the heat from the thermal pad to some other heat sink.

Figure 12 shows that when mounted well on a 4-layer PCB with 3 ground plane layers, and an area of 10cmx10cm, the θ<sub>JA</sub> is +42 °C/W. The typical application will not afford this good of a heat sink.

## Typical Performance Curves




FIGURE 1. I<sub>OUT</sub> WRITE CURRENT vs V<sub>HEADROOM</sub> vs P<sub>MAX</sub>




FIGURE 2. I<sub>BLUE</sub> vs P<sub>MAX</sub> vs V<sub>HEADROOM</sub> (V<sub>SO</sub> = 5.0V) (R<sub>SET</sub> = 620Ω) (1-21 = FFh), (R<sub>LOAD</sub> = 10Ω)

## Typical Performance Curves (Continued)




FIGURE 3. I<sub>BLUE</sub> WRITE CURRENT vs V<sub>HEADROOM</sub> vs P<sub>MAX</sub>




FIGURE 4. I<sub>BLUE</sub> READ vs V<sub>HEADROOM</sub> vs I<sub>APC</sub> (REG 1-21 = 88h) (V<sub>SO</sub> = 5.0V), (R<sub>SET</sub> = 620Ω)




FIGURE 5. HFM CONTROL vs TEMPERATURES




FIGURE 6. HFM CONTROL; V<sub>SO</sub> = 5.0V




FIGURE 7. HFM OSCILLATOR CURRENT CONSUMPTION




FIGURE 8. I<sub>BLUE</sub> SS SHIFT vs SS SETTING @ 400MHz

**Typical Performance Curves** (Continued)




FIGURE 9.  $I_{BLUE}$  NOISE vs FREQUENCY




FIGURE 10.  $I_{OUTx}$  NOISE vs FREQUENCY




FIGURE 11.  $I_{OUT}/I_{APC}$  BANDWIDTH vs  $I_{APC}$

JEDEC JESD51-7 HIGH EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD - QFN EXPOSED DIEPAD SOLDERED TO PCB PER JESD51-5




FIGURE 12. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE




FIGURE 13. TIE BAR LOCATION FOR 4X4 TQFN

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
December 14, 2015	FN7580.3	Removed ISL58792CRTZ-EVAL from Ordering Information table. Updated POD L24.4x4E from rev 0 to rev 2. Changes since rev 2: - Bottom View - Changed Exposed paddle dimension from 2.50 to 2.60 - Made correction in Typical land pattern - added 0 to .250 - Added tolerance to Exposed DAP in Bottom view: From: 2.60 sq. To: 2.60 ±0.10 with added square graphic in front of the 2.60
July 29, 2013	FN7580.2	Updated Products information verbiage to About Intersil verbiage.
January 6, 2012	FN7580.1	Added ISL58792CRTZ and ISL58792CRTZ-T7A to "Ordering Information" on page 3.
November 29, 2010	FN7580.0	Initial release.

## About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at [www.intersil.com](http://www.intersil.com).

You may report errors or suggestions for improving this datasheet by visiting [www.intersil.com/ask](http://www.intersil.com/ask).

Reliability reports are also available from our website at [www.intersil.com/support](http://www.intersil.com/support).

© Copyright Intersil Americas LLC 2010-2015. All Rights Reserved.  
All trademarks and registered trademarks are the property of their respective owners.

For additional products, see [www.intersil.com/en/products.html](http://www.intersil.com/en/products.html)

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at [www.intersil.com/en/support/qualandreliability.html](http://www.intersil.com/en/support/qualandreliability.html)

*Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*


For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com)

# Package Outline Drawing

## L24.4x4E

24 LEAD THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE

Rev 2, 2/14



**NOTES:**

1. Dimensions are in millimeters.  
Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal ± 0.05
4. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.