FN3678
Rev 6.00 June 2003

The HA4404B is a very wide bandwidth $4 \times 1$ crosspoint switch ideal for professional video switching, HDTV, computer monitor routing, and other high performance applications. The circuit features very low power dissipation (105mW Enabled, 4mW Disabled), excellent differential gain and phase, and very high off isolation. When disabled, the output is switched to a high impedance state, making the HA4404B ideal for routing matrix equipment.

The HA4404B requires no external current source, and features fast switching and symmetric slew rates. The tally outputs are open collector PNP transistors to V+ to provide an indication of crosspoint selection.

For a $4 \times 1$ crosspoint without Tally outputs or with synchronous control signals, please refer to the HA4314B and HA4344B Data Sheets, respectively.

## Ordering Information

| PART NUMBER | $\left.\begin{array}{c}\text { TEMP. } \\ \text { RANGE ( }\end{array}{ }^{\circ} \mathrm{C}\right)$ |
| :--- | :---: | :---: | :---: | PACKAGE | PKG. |
| :---: |
| DWG. \# |$|$| HA4404BCB96 | 0 to 70 | 16 Ld SOIC Tape <br> and Reel |
| :--- | :--- | :--- |

## Pinout

## HA4404B (SOIC)

TOP VIEW


## Features

- Low Power Dissipation. . . . . . . . . . . . . . . . . . . . . 105mW
- Symmetrical Slew Rates . . . . . . . . . . . . . . . . . . 1250V/ Hs
- 0.1dB Gain Flatness. . . . . . . . . . . . . . . . . . . . . . . . 165MHz
- -3dB Bandwidth . . . . . . . . . . . . . . . . . . . . . . . . . . 330MHz
- Off Isolation (100MHz) . . . . . . . . . . . . . . . . . . . . . . . 70dB
- Crosstalk Rejection (30MHz) . . . . . . . . . . . . . . . . . . 80dB
- Differential Gain and Phase . . . . . . . 0.01\%/0.01 Degrees
- High ESD Rating . . . . . . . . . . . . . . . . . . . . . . . . . >2000V
- TTL Compatible Control Inputs
- Open Collector Tally Outputs
- Improved Replacement for GX4404


## Applications

- Professional Video Switching and Routing
- HDTV
- Computer Graphics
- RF Switching and Routing


## Functional Diagram



TRUTH TABLE

| CS | A1 | A0 | OUT | ACTIVE TALLY OUTPUT |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | INO | T0 |
| 0 | 0 | 1 | IN1 | T1 |
| 0 | 1 | 0 | IN2 | T2 |
| 0 | 1 | 1 | IN3 | T3 |
| 1 | $X$ | $X$ | High - Z | None, All High - Z |


| Absolute Maximum Ratings |  |
| :---: | :---: |
| Voltage Between V+ and V-. | 12 V |
| Input Voltage | V SUPPLY |
| Digital Input Current (Note 2) | $\pm 25 \mathrm{~mA}$ |
| Analog Input Current (Note 2) | $\pm 5 \mathrm{~mA}$ |
| Output Current. | 20 mA |
| ESD Rating |  |
| Human Body Model (Per MIL | .2000V |

## Thermal Information

| Thermal Resistance (Typical, Note 1) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: |
| SOIC Package | 110 |
| Maximum Junction Temperature (Die). | $175^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature (Plastic Package) | $150^{\circ} \mathrm{C}$ |
| Maximum Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Maximum Lead Temperature (Soldering 10s) (SOIC - Lead Tips Only) |  |

## Operating Conditions

Temperature Range $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## NOTES:

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.
2. If an input signal is applied before the supplies are powered up, the input current must be limited to these maximum values.

## Electrical Specifications $\quad V_{S U P P L Y}= \pm 5 \mathrm{~V}, R_{L}=10 \mathrm{~kW}, \mathrm{~V}_{\overline{\mathrm{CS}}}=0.8 \mathrm{~V}$, Unless Otherwise Specified

| PARAMETER | TEST CONDITIONS | (NOTE 4) <br> TEMP. $\left({ }^{\circ} \mathrm{C}\right)$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SUPPLY CHARACTERISTICS |  |  |  |  |  |  |
| Supply Voltage |  | Full | $\pm 4.5$ | $\pm 5.0$ | $\pm 5.5$ | V |
| Supply Current (V ${ }_{\text {OUT }}=0 \mathrm{~V}$ ) | $\mathrm{V}_{\overline{\mathrm{CS}}}=0.8 \mathrm{~V}$ | 25, 70 | - | 10.5 | 13 | mA |
|  | $\mathrm{V}_{\overline{\mathrm{CS}}}=0.8 \mathrm{~V}$ | 0 | - | - | 15.5 | mA |
|  | $\mathrm{V}_{\overline{\mathrm{CS}}}=2.0 \mathrm{~V}$ | 25, 70 | - | 400 | 450 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\overline{\mathrm{CS}}}=2.0 \mathrm{~V}$ | 0 | - | 400 | 580 | $\mu \mathrm{A}$ |


| Output Voltage Swing without Clipping | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {IN }} \pm \mathrm{V}_{\mathrm{IO}} \pm 20 \mathrm{mV}$ | 25, 70 | $\pm 2.7$ | $\pm 2.8$ | - | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | $\pm 2.4$ | $\pm 2.5$ | - | V |
| Output Current |  | Full | 15 | 20 | - | mA |
| Input Bias Current |  | Full | - | 30 | 50 | $\mu \mathrm{A}$ |
| Output Offset Voltage |  | Full | -10 | - | 10 | mV |
| Output Offset Voltage Drift (Note 3) |  | Full | - | 25 | 50 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| SWITCHING CHARACTERISTICS |  |  |  |  |  |  |
| Turn-On Time |  | 25 | - | 160 | - | ns |
| Turn-Off Time |  | 25 | - | 320 | - | ns |
| Output Glitch During Switching |  | 25 | - | $\pm 10$ | - | mV |
| DIGITAL DC CHARACTERISTICS |  |  |  |  |  |  |
| Input Logic Voltage | High | Full | 2 | - | - | V |
|  | Low | Full | - | - | 0.8 | V |
| Input Current | OV to 4V | Full | -2 | - | 2 | $\mu \mathrm{A}$ |
| Tally Output High Voltage | $\mathrm{IOH}=1 \mathrm{~mA}$ | Full | 4.7 | 4.8 | - | V |
| Tally Off Leakage Current | $\mathrm{V}_{\text {TALLY }}=0 \mathrm{~V}$ | Full | -20 | - | 20 | $\mu \mathrm{A}$ |
| AC CHARACTERISTICS |  |  |  |  |  |  |
| Insertion Loss | $1 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ | 25 | - | 0.055 | 0.063 | dB |
|  |  | Full | - | 0.07 | 0.08 | dB |



NOTES:
3. This parameter is not tested. The limits are guaranteed based on lab characterization, and reflect lot-to-lot variation.
4. Units are $100 \%$ tested at $25^{\circ} \mathrm{C}$; guaranteed, but not tested at $0^{\circ} \mathrm{C}$ and $70^{\circ} \mathrm{C}$.

## AC Test Circuit



NOTE: $\quad \mathrm{C}_{\mathrm{L}}=\mathrm{C}_{\mathrm{X}}+$ Test Fixture Capacitance.

## PC Board Layout

The frequency response of this circuit depends greatly on the care taken in designing the PC board. The use of low inductance components such as chip resistors and chip capacitors is strongly recommended, while a solid ground plane is a must!

Attention should be given to decoupling the power supplies. A large value $(10 \mu \mathrm{~F})$ tantalum in parallel with a small value $(0.1 \mu \mathrm{~F})$ chip capacitor works well in most cases.

Keep input and output traces as short as possible, because trace inductance and capacitance can easily become the performance limiting items.

## Application Information

## General

The HA4404B is a $4 \times 1$ crosspoint switch that is ideal for the matrix element of high performance switchers and routers. This crosspoint's low input capacitance and high input resistance provide excellent video terminations when used with an external $75 \Omega$ resistor. Nevertheless, if several HA4404B inputs are connected together, the use of an input buffer should be considered (see Figure 1). This crosspoint contains no feedback or gain setting resistors, so the output is a true high impedance load when the IC is disabled $(\overline{C S}=1)$.

## Ground Connections

All GND pins are connected to a common point on the die, so any one of them will suffice as the functional GND connection. For the best isolation and crosstalk rejection, however, all GND pins must connect to the GND plane.

## Frequency Response

Most applications utilizing the HA4404B require a series output resistor, $R_{S}$, to tune the response for the specific load capacitance, $C_{L}$, driven. Bandwidth and slew rate degrade as $C_{L}$ increases (as shown in the Electrical Specification table), so give careful consideration to component placement to minimize trace length. In big matrix configurations where $C_{L}$ is large, better frequency response is obtained by cascading two levels of crosspoints in the case of multiplexed outputs (see Figure 2), or distributing the load between two drivers if $C_{L}$ is due to bussing and subsequent stage input capacitance.

## Control Signals

$\overline{\mathrm{CS}}$ - This is a TTL/CMOS compatible, active low Chip Select input. When driven high, $\overline{\mathrm{CS}}$ forces the output to a true high impedance state and reduces the power dissipation by a factor of 25 . The $\overline{\mathrm{CS}}$ input has no on-chip pull-down resistor, so it must be connected to a logic low (recommend GND) if the enable function isn't utilized.

A0, A1 - These are binary coded, TTL/CMOS compatible address inputs that select which one of the four inputs connect to the crosspoint output.

T0-T3 - The Tally outputs are open collector PNP transistors connected to $\mathrm{V}+$. When $\mathrm{CS}=0$, the PNP transistor associated with the selected input is enabled and current is delivered to the load. When the crosspoint is disabled, or the channel is unselected, the Tally output(s) present a very high impedance to the external circuitry. Several Tally outputs may be wire OR'd together to generate complex control signals, as shown in the application circuits below. The Tally load may be terminated to GND or to V- as long as the continuous output current doesn't exceed 3 mA ( 6 mA at $50 \%$ duty cycle, etc.).

## Switcher/Router Applications

Figure 1 illustrates one possible implementation of a wideband, low power, $4 \times 4$ switcher/router utilizing the HA4404B for the switch matrix. A $4 \times 4$ switcher/router allows any of the four
outputs to be driven by any one of the four inputs (e.g., each of the four inputs may connect to a different output, or an input may connect to multiple outputs). This application utilizes the HA4600 (video buffer with output disable) for the input buffer, the HA4404B as the switch matrix, and the HFA1112 (programmable gain buffer) as the gain of two output driver. Figure 2 details a $16 \times 1$ switcher (basically a 16:1 mux) which uses the HA4201 ( $1 \times 1$ crosspoint) and the HA4404B in a cascaded stage configuration to minimize capacitive loading at each output node, thus increasing system bandwidth.

## Power Up Considerations

No signals should be applied to the analog or digital inputs before the power supplies are activated. Latch-up may occur if the inputs are driven at the time of power up. To prevent latchup, the input currents during power up must not exceed the values listed in the Absolute Maximum Ratings.

## Intersil's Crosspoint Family

Intersil offers a variety of $4 \times 1$ and $1 \times 1$ crosspoint switches. In addition to the HA4404B, the $4 \times 1$ family includes the HA4314 and HA4344. The HA4314 is a basic 14 lead device without Tally outputs. The HA4344 is a 16 lead crosspoint with synchronized control lines (A0, A1, CS). With synchronization, the control information for the next channel switch can be loaded into the crosspoint without affecting the current state. On a subsequent clock edge the stored control state effects the desired channel switch.

The $1 \times 1$ family is comprised of the HA4201 and HA4600. They are essentially similar devices, but the HA4201 includes a Tally output. The $1 \times 1$ s are useful as high performance video input buffers, or in a switch matrix requiring very high off isolation.


FIGURE 1. $4 \times 4$ SWITCHER/ROUTER APPLICATION


FIGURE 2. $16 \times 1$ SWITCHER APPLICATION

Typical Performance Curves $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{~kW}$, Unless Otherwise Specified


FIGURE 3. LARGE SIGNAL PULSE RESPONSE


FIGURE 5. FREQUENCY RESPONSE


FIGURE 7. ALL HOSTILE CROSSTALK REJECTION


FIGURE 4. CHANNEL-TO-CHANNEL SWITCHING RESPONSE


FIGURE 6. GAIN FLATNESS


FIGURE 8. ALL HOSTILE OFF ISOLATION

## Typical Performance Curves $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{~kW}$, Unless Otherwise Specified (Continued)



FIGURE 9. TOTAL HARMONIC DISTORTION vs FREQUENCY


FIGURE 10. INPUT CAPACITANCE vs FREQUENCY

## Die Characteristics

DIE DIMENSIONS:
65 mils $\times 118$ mils $\times 19$ mils
$1640 \mu \mathrm{~m} \times 3000 \mu \mathrm{~m} \times 483 \mu \mathrm{~m}$
METALLIZATION:
Type: Metal 1: AICu (1\%)/TiW
Thickness: Metal 1: $6 \mathrm{k} \AA \pm 0.8 \mathrm{k} \AA$
Type: Metal 2: AICu (1\%)
Thickness: Metal 2: $16 \mathrm{k} \AA \pm 1.1 \mathrm{k} \AA$

## PASSIVATION:

Type: Nitride
Thickness: $4 \mathrm{k} \AA \pm 0.5 \mathrm{k} \AA$
TRANSISTOR COUNT:
200
SUBSTRATE POTENTIAL (POWERED UP):
V.

Metallization Mask Layout


Page 8 of 9

## Small Outline Plastic Packages (SOIC)



| $0.25(0.010)$ |  |  |  |
| :--- | :--- | :--- | :--- |
| (IV) | C | A (IV) | B(S) |

M16.15 (JEDEC MS-012-AC ISSUE C) 16 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 0.053 | 0.069 | 1.35 | 1.75 | - |
| A1 | 0.004 | 0.010 | 0.10 | 0.25 | - |
| B | 0.014 | 0.019 | 0.35 | 0.49 | 9 |
| C | 0.007 | 0.010 | 0.19 | 0.25 | - |
| D | 0.386 | 0.394 | 9.80 | 10.00 | 3 |
| E | 0.150 | 0.157 | 3.80 | 4.00 | 4 |
| e | 0.050 BSC |  | 1.27 BSC |  | - |
| H | 0.228 | 0.244 | 5.80 | 6.20 | - |
| h | 0.010 | 0.020 | 0.25 | 0.50 | 5 |
| L | 0.016 | 0.050 | 0.40 | 1.27 | 6 |
| N | 16 |  | 16 |  | 7 |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ | - |

Rev. 1 02/02

## NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension " $D$ " does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm ( 0.006 inch) per side.
4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( 0.010 inch) per side
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " L " is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width "B", as measured 0.36 mm ( 0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm ( 0.024 inch )
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
© Copyright Intersil Americas LLC 2003. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

