

EPC2046 eGaN® FETs are supplied in

passivated die form with solder bumps.

Die Size: 2.8 mm x 0.95 mm

EPC2046 – Enhancement-Mode Power Transistor Preliminary Specification Sheet

Status: Engineering

Features:

- V_{DS}, 200 V
- Maximum $R_{DS(on)}$, 25 m Ω
- I_D, 11 A

Applications:

- Multi-level AC-DC Power Supplies
- Synchronous Rectification (48 V_{OUT})
- Wireless Charging
- Photovoltaic Micro Inverters
- **Robotics**
- Class D Audio
- Low Inductance Motor Drives



ow illuditable Motor Drives						
Maximum Ratings						
V_{DS}	Drain-to-Source Voltage (Continuous)	200	V			
I _D	Continuous (T _A = 25°C, R _{0JA} = 8 °C/W)	11				
	Pulsed (25°C, T _{PULSE} = 300 μs)	55	А			
V_{GS}	Gate-to-Source Voltage	6	.,			
	Gate-to-Source Voltage	-4	V			
TJ	Operating Temperature	-40 to 150	°.c			
T_{STG}	Storage Temperature	-40 to 150	°C			

Static Characteristics (T _i = 25°C unless otherwise stated)						
PARAMETER		TEST CONDITIONS MIN		TYP	MAX	UNIT
BV _{DSS} Drain-to-Source Voltage		$V_{GS} = 0 \text{ V}, I_D = 0.45 \text{ mA}$	200			V
I _{DSS}	Drain Source Leakage	$V_{DS} = 160 \text{ V}, V_{GS} = 0 \text{ V}$		10	150	μΑ
	Gate-to-Source Forward Leakage	V _{GS} = 5 V		0.1	2	mA
I _{GSS}	Gate-to-Source Reverse Leakage	$V_{GS} = -4 V$		10	150	μΑ
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 7 \text{ mA}$	0.8	1.6	2.5	V
R _{DS(on)}	Drain-Source On Resistance	$V_{GS} = 5 \text{ V}, I_D = 20 \text{ A}$		18	25	m $Ω$
V_{SD}	Source-Drain Forward Voltage	$I_S = 0.5 A$, $V_{GS} = 0 V$		2		V

All measurements were done with substrate shorted to source.

Thermal Characteristics					
		TYP	UNIT		
$R_{ heta$ JC	Thermal Resistance, Junction to Case	2	°C/W		
$R_{\theta JB}$	Thermal Resistance, Junction to Board	13	°C/W		
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1)	72	°C/W		

Note 1: R_{0/A} is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. $See \ http://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf \ for \ details.$



	Dynamic Characteristics (T _J = 25°C unless otherwise stated)					
PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
C _{ISS}	Input Capacitance			285	345	
C _{RSS}	Reverse Transfer Capacitance	$V_{DS} = 100 \text{ V}, V_{GS} = 0 \text{ V}$		1		
C _{oss}	Output Capacitance			145	220	
C _{OSS(ER)}	Effective Output Capacitance, Energy Related (note 2)	$V_{DS} = 0$ to 100 V, $V_{GS} = 0$ V		170		pF
C _{OSS(TR)}	Effective Output Capacitance, Time Related (note 3)	VDS - U tO 100 V, VGS - U V		220		
R_{G}	Gate Resistance			0.42		Ω
Q _G	Total Gate Charge	V _{DS} = 100 V, V _{GS} = 5 V, I _D =11 A		2.9	3.6	
Q_{GS}	Gate-to-Source Charge	V _{DS} = 100 V, I _D = 11 A		1		
Q_{GD}	Gate-to-Drain Charge			0.6		nC
$Q_{G(TH)}$	Gate Charge at Threshold			0.6		IIC
Q _{oss}	Output Charge	V _{DS} = 100 V, V _{GS} = 0 V		22	33	
Q _{RR} Source-Drain Recovery Charge				0		

Note 2: $C_{OSS(ER)}$ is a fixed capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS} . Note 3: $C_{OSS(TR)}$ is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DS} . All measurements were done with substrate shorted to source.

Figure 1: Typical Output Characteristics at 25°C




Figure 2: Transfer Characteristics






Figure 3: R_{DS(on)} vs V_{GS} for Various Drain Currents




Figure 5a: Capacitance (Linear Scale)




Figure 6: Output Charge Qoss and Coss Stored Energy Eoss




Figure 4: R_{DS(on)} vs V_{GS} for Various Temperatures




Figure 5b: Capacitance (Log Scale)





Figure 7: Gate Charge



www.epc-co.com



Figure 8: Reverse Drain-Source Characteristics




Figure 10: Normalized Threshold Voltage vs Temperature




Figure 9: Normalized On-State Resistance vs Temperature




Figure 11: Safe Operating Area








Figure 12a: Transient Thermal Response Curves (Junction-to-Case)







Notes:

Duty Factor: $D = t_1/t_2$

Peak $T_J = P_{DM} x Z_{\theta JC} x R_{\theta JC} + T_C$

Figure 12b: Transient Thermal Response Curves (Junction-to-Board)






Notes:

Duty Factor: $D = t_1/t_2$

Peak $T_J = P_{DM} x Z_{\theta JB} x R_{\theta JB} + T_B$




DIE MARKINGS



		Laser Marking			
Part Number		Part #	Lot_Date Code	Lot_Date Code	
		Marking Line 1	Marking Line 2	Marking Line 3	
	EPC2046ENGR	2046	YYYY	ZZZZ	

TAPE AND REEL CONFIGURATION




Die is placed into pocket solder bar side down (face side down)

	EPC2046 (note 1)		
Dimension (mm)	target	min	max
а	8.00	7.90	8.30
b	1.75	1.65	1.85
c (see note)	3.50	3.45	3.55
d	4.00	3.90	4.10
е	4.00	3.90	4.10
f (see note)	2.00	1.95	2.05
g	1.5	1.5	1.6

Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/JEDEC industry standard. Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.

DIE OUTLINE


Solder Bar View



Pads 1 is Gate;
Pads 2, 5, 6, 10 are Source
Pads 3, 4, 7, 8 are Drain;
Pad Q is substrate

DINA	MICROMETERS				
DIM	MIN	Nominal	MAX		
Α	2736	2766	2796		
В	920	950	980		
С		450			
d		600			
е	238	264	290		


Side View





RECOMMENDED LAND PATTERN

(measurements in μ m)




Pads 1 is Gate; Pads 2, 5, 6, 10 are Source; Pads 3, 4, 7, 8 are Drain; Pad 9 is substrate

The land pattern is solder mask defined Solder mask is 10µm smaller per side than bump

RECOMMENDED STENCIL DRAWING

(measurements in μ m)



Recommended stencil should be 4mil (100 µm) thick, must be laser cut, openings per drawing.

The corner has a radius of 60 µm

Intended for use with SAC305 Type 4 solder, reference 88.5% metals content.

Additional assembly resources available at epcco.com/epc/DesignSupport/AssemblyBasics.aspx

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein. Engineering devices, designated with an ENG* suffix at point of purchase, are first article products that EPC is preparing for production release. Specifications may change on final production release of the device. If you have questions please contact us. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of other.

eGaN® is a registered trademark of Efficient Power Conversion Corporation.

EPC Patents: http://epc-co.com/epc/AboutEPC/Patents.aspx

Revised January, 2018