



Fixed Ratio DC-DC Converter

FEATURES

- 384 Vdc – 48 Vdc 325 W Bus Converter
- High efficiency (>95%) reduces system power consumption
- High power density (>1000 W/in³) reduces power system footprint by >40%
- “Full Chip” VI Chip[®] package enables surface mount, low impedance interconnect to system board
- Contains built-in protection features: undervoltage, overvoltage lockout, overcurrent protection, short circuit protection, overtemperature protection.
- Provides enable/disable control, internal temperature monitoring
- ZVS/ZCS Resonant Sine Amplitude Converter topology
- Can be paralleled to create multi-kW arrays

TYPICAL APPLICATIONS

- High End Computing Systems
- Automated Test Equipment
- Telecom Base Stations

DESCRIPTION

The VI Chip[®] bus converter is a high efficiency (>95%) Sine Amplitude Converter[™] (SAC[™]) operating from a 360 to 400 Vdc primary bus to deliver an isolated, ratiometric output from 45 to 50 V. The SAC offers a low AC impedance beyond the bandwidth of most downstream regulators, meaning that input capacitance normally located at the input of a regulator can be located at the input to the SAC. Since the K factor of the BCM384F480T325A00 is 1/8, that capacitance value can be reduced by a factor of 64x, resulting in savings of board area, materials and total system cost.

The BCM384F480T325A00 is provided in a VI Chip package compatible with standard pick-and-place and surface mount assembly processes. The VI Chip package provides flexible thermal management through its low junction-to-case and junction-to-board thermal resistance. With high conversion efficiency the BCM384F480T325A00 increases overall system efficiency and lowers operating costs compared to conventional approaches.


$V_{IN} = 360 - 400 \text{ V}$	$P_{OUT} = 325 \text{ W(NOM)}$
$V_{OUT} = 45 - 50 \text{ V(NO LOAD)}$	$K = 1/8$

PART NUMBERING

PART NUMBER	PACKAGE STYLE	PRODUCT GRADE
BCM384 x 480T325A00	F = J-Lead T = Through hole	T = -40° to 125 °C

For Storage and Operating Temperatures see Section 6.0 General Characteristics


TYPICAL APPLICATION



ABSOLUTE MAXIMUM RATINGS

+IN to -IN	-1.0 Vdc – +440 Vdc
PC to -IN	-0.3 Vdc – +20 Vdc
TM to -IN	-0.3 Vdc – +7 Vdc
+IN/-IN to +OUT/-OUT	4242 V (Hi Pot)
+IN/-IN to +OUT/-OUT	500 V (working)
+OUT to -OUT	-1.0 Vdc - +60 Vdc
Temperature during reflow	245°C

PACKAGE ORDERING INFORMATION



CONTROL PIN SPECIFICATIONS

See section 5.0 for further application details and guidelines.

PC (BCM® Primary Control)

The PC pin can enable and disable the BCM™ bus converter. When held below V_{PC_DIS} the BCM module shall be disabled. When allowed to float with an impedance to -IN of greater than 50 kΩ the module will start. When connected to another bus converter PC pin, the modules will start simultaneously when enabled. The PC pin is capable of being driven high by an either external logic signal or internal pull up to 5 V (operating).

TM (BCM® Temperature Monitor)

The TM pin monitors the internal temperature of the module within an accuracy of +5/-5 °C. It has a room temperature setpoint of ~3.0 V and an approximate gain of 10 mV/°C. It can source up to 100 μA and may also be used as a “Power Good” flag to verify that the bus converter is operating.

1.0 ELECTRICAL CHARACTERISTICS

Specifications apply over all line and load conditions unless otherwise noted; **Boldface** specifications apply over the temperature range of $-40\text{ °C} < T_J < 125\text{ °C}$ (T-Grade); All other specifications are at $T_J = 25\text{ °C}$ unless otherwise noted

ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT
Voltage range	V_{IN}		360	384	400	Vdc
dV/dt	dV_{IN}/dt				1	V/ μ s
Quiescent power	P_Q	PC connected to -IN		395	410	mW
No load power dissipation	P_{NL}	$V_{IN} = 384\text{ V}$		6.5	10	W
		$V_{IN} = 360\text{ to }400\text{ V}$			13.5	
Inrush current peak	I_{INR_P}	$V_{IN} = 400\text{ V}$, $C_{OUT} = 100\text{ }\mu\text{F}$, $P_{OUT} = 325\text{ W}$		2	4	A
DC input current	I_{IN_DC}	$P_{OUT} = 325\text{ W}$			1	A
K factor $\left(\frac{V_{OUT}}{V_{IN}}\right)$	K			1/8		
Output power (average)	P_{OUT}	$V_{IN} = 384\text{ V}_{DC}$; See Figure 14			325	W
		$V_{IN} = 360 - 400\text{ V}_{DC}$; See Figure 14			300	
Output power (peak)	P_{OUT_P}	$V_{IN} = 384\text{ V}_{DC}$ Average $P_{OUT} < = 325\text{ W}$, $T_{peak} < 5\text{ ms}$			495	W
Output voltage	V_{OUT}	Section 3.0 No load	45		50	V
Output current (average)	I_{OUT}	$P_{out} < = 325\text{ W}$			7.05	A
Efficiency (ambient)	η	$V_{IN} = 384\text{ V}$, $P_{OUT} = 325\text{ W}$	94.2	95.5		%
		$V_{IN} = 360\text{ V to }400\text{ V}$, $P_{OUT} = 325\text{ W}$	94.2			
Efficiency (hot)	η	$V_{IN} = 384\text{ V}$, $T_J = 100\text{ °C}$, $P_{OUT} = 325\text{ W}$	94	95		%
Minimum efficiency (over load range)	η	$60\text{ W} < P_{OUT} < 325\text{ W Max}$	90			%
Output resistance (ambient)	R_{OUT}	$T_J = 25\text{ °C}$	100	170	200	m Ω
Output resistance (hot)	R_{OUT}	$T_J = 125\text{ °C}$	150	235	270	m Ω
Output resistance (cold)	R_{OUT}	$T_J = -40\text{ °C}$	60	130	180	m Ω
Load capacitance	C_{OUT}				100	μF
Switching frequency	F_{SW}		1.66	1.75	1.83	MHz
Ripple frequency	F_{SW_RP}		3.33	3.5	3.66	MHz
Output voltage ripple	V_{OUT_PP}	$C_{OUT} = 0\text{ }\mu\text{F}$, $P_{OUT} = 325\text{ W}$, $V_{IN} = 384\text{ V}$, Section 8.0		160	400	mV
V_{IN} to V_{OUT} (application of V_{IN})	T_{ON1}	$V_{IN} = 384\text{ V}$, $C_{PC} = 0$; See Figure 16	460	540	620	ms
PC						
PC voltage (operating)	V_{PC}		4.7	5	5.3	V
PC voltage (enable)	V_{PC_EN}		2	2.5	3	V
PC voltage (disable)	V_{PC_DIS}				1.95	V
PC source current (start up)	I_{PC_EN}		50	100	300	μA
PC source current (operating)	I_{PC_OP}		2	3.5	5	mA
PC internal resistance	R_{PC_SNK}	Internal pull down resistor	50	150	400	k Ω
PC capacitance (internal)	C_{PC_INT}	Section 5.0			1000	pF
PC capacitance (external)	C_{PC_EXT}	External capacitance delays PC enable time			1000	pF
External PC resistance	R_{PC}	Connected to $-V_{IN}$	50			k Ω
PC external toggle rate	F_{PC_TOG}				1	Hz
PC to V_{OUT} with PC released	T_{on2}	$V_{IN} = 384\text{ V}$, pre-applied $C_{PC} = 0$, $C_{OUT} = 0$; See Figure 16	50	100	150	μs
PC to V_{OUT} , disable PC	T_{PC_DIS}	$V_{IN} = 384\text{ V}$, pre-applied $C_{PC} = 0$, $C_{OUT} = 0$; See Figure 16		4	10	μs

1.0 ELECTRICAL CHARACTERISTICS (CONT.)

Specifications apply over all line and load conditions unless otherwise noted; **Boldface** specifications apply over the temperature range of $-40\text{ }^{\circ}\text{C} < T_J < 125\text{ }^{\circ}\text{C}$ (T-Grade); All other specifications are at $T_J = 25\text{ }^{\circ}\text{C}$ unless otherwise noted

ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT
TM						
TM accuracy	A_{CTM}		-5		+5	$^{\circ}\text{C}$
TM gain	A_{TM}			10		$\text{mV}/^{\circ}\text{C}$
TM source current	I_{TM}		100			μA
TM internal resistance	R_{TM_SNK}		25	40	50	$\text{k}\Omega$
External TM capacitance	C_{TM}				50	pF
TM voltage ripple	V_{TM_PP}	$C_{TM} = 0\mu\text{F}, V_{IN} = 400\text{ V}, P_{OUT} = 325\text{ W}$	200	400	500	mV
PROTECTION						
Negative going OVLO	V_{IN_OVLO-}		400	420	430	V
Positive going OVLO	V_{IN_OVLO+}		420	430	440	V
Negative going UVLO	V_{IN_UVLO-}		270	285	304	V
Positive going UVLO	V_{IN_UVLO+}		290	310	330	V
Output overcurrent trip	I_{OCP}	$V_{IN} = 384\text{ V}, 25\text{ }^{\circ}\text{C}$	9	11	14	A
Short circuit protection trip current	I_{SCP}		14			A
Short circuit protection response time	T_{SCP}				1.2	μs
Thermal shutdown junction setpoint	T_{J_OTP}		125	130	135	$^{\circ}\text{C}$
GENERAL SPECIFICATION						
Isolation voltage (hi-pot)	V_{HIPOT}		4242			V
Working voltage (IN – OUT)	$V_{WORKING}$				500	V
Isolation capacitance	C_{IN_OUT}	Unpowered unit	500	660	800	pF
Isolation resistance	R_{IN_OUT}		10			$\text{M}\Omega$
MTBF		MIL HDBK 217F, 25 $^{\circ}\text{C}$, GB		4.2		Mhrs
Agency approvals/standards		cTUVus CE Marked for Low Voltage Directive and ROHS recast directive, as applicable				

1.1 APPLICATION CHARACTERISTICS

All specifications are at $T_J = 25\text{ }^\circ\text{C}$ unless otherwise noted. See associated figures for general trend data.

ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	TYP	UNIT
No load power	P_{NL}	$V_{IN} = 384\text{ V}$, PC enabled; See Figure 1	6.5	W
Inrush current peak	I_{NR_P}	$C_{OUT} = 100\text{ }\mu\text{F}$, $P_{OUT} = 325\text{ W}$	2	A
Efficiency (ambient)	η	$V_{IN} = 384\text{ V}$, $P_{OUT} = 325\text{ W}$	95.5	%
Efficiency (hot – 100 °C)	η	$V_{IN} = 384\text{ V}$, $P_{OUT} = 325\text{ W}$	95	%
Output resistance (-40 °C)	R_{OUT}	$V_{IN} = 384\text{ V}$	130	m Ω
Output resistance (25 °C)	R_{OUT}	$V_{IN} = 384\text{ V}$	170	m Ω
Output resistance (100 °C)	R_{OUT}	$V_{IN} = 384\text{ V}$	235	m Ω
Output voltage ripple	V_{OUT_PP}	$C_{OUT} = 0\text{ }\mu\text{F}$, $P_{OUT} = 325\text{ W @ } V_{IN} = 384$, $V_{IN} = 384\text{ V}$	160	mV
V_{OUT} transient (positive)	V_{OUT_TRAN+}	$I_{OUT_STEP} = 0\text{ TO } 7.07\text{ A}$, $I_{SLEW} > 10\text{ A}/\mu\text{s}$; See Figure 11	1.5	mV
V_{OUT} transient (negative)	V_{OUT_TRAN-}	$I_{OUT_STEP} = 7.07\text{ A to } 0\text{ A}$, $I_{SLEW} > 10\text{ A}/\mu\text{s}$; See Figure 12	1.5	mV
Undervoltage lockout response time constant	T_{UVLO}		150	μs
Output overcurrent response time constant	T_{OCP}	$9 < I_{OCP} < 14\text{ A}$	5	ms
Overvoltage lockout response time constant	T_{OVLO}		120	μs
TM voltage (ambient)	V_{TM_AMB}	$T_J \cong 27\text{ }^\circ\text{C}$	3	V




Figure 1 — No load power dissipation vs. V_{IN} ; T_{CASE}




Figure 2 — Full load efficiency vs. temperature; V_{IN}




Figure 3 — Efficiency and power dissipation at -40 °C (case); V_{IN}




Figure 4 — Efficiency and power dissipation at 25 °C (case); V_{IN}




Figure 5 — Efficiency and power dissipation at 100 °C (case); V_{IN}




Figure 6 — R_{OUT} vs. temperature vs. I_{OUT}




Figure 7 — Ripple vs. I_{OUT} ; 384 V_{IN} , no external capacitance




Figure 8 — PC to V_{OUT} start up waveform




Figure 9 — V_{IN} to V_{OUT} start up waveform




Figure 10 — Output voltage and input current ripple, 384 V_{IN} , 325 W no C_{OUT}




Figure 11 — Positive load transient (0 – 7.07 A)




Figure 12 — Negative load transient (7.07 A – 0 A)




Figure 13 — PC disable waveform, 384 V_{IN}, 100 μF C_{OUT} full load




Figure 14 — Safe Operating Area vs. V_{OUT}

2.0 PACKAGE/MECHANICAL SPECIFICATIONS

All specifications are at T_J = 25 °C unless otherwise noted. See associated figures for general trend data.


ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT
Length	L		32.4 / 1.27	32.5 / 1.28	32.6 / 1.29	mm/in
Width	W		21.7 / 0.85	22.0 / 0.87	22.3 / 0.89	mm/in
Height	H		6.48 / 0.255	6.73 / 0.265	6.98 / 0.275	mm/in
Volume	Vol	No heat sink		4.81 / 0.295		cm ³ /in ³
Footprint	F	No heat sink		7.3 / 1.1		cm ² /in ²
Power density	P _D	No heat sink		1100		W/in ³
				68		W/cm ³
Weight	W			0.5/14		oz/g
Lead finish		Nickel (0.51-2.03 μm)				μm
		Palladium (0.02-0.15 μm)				
		Gold (0.003-0.05 μm)				
Operating temperature	T _J		-40		125	°C
Storage temperature	T _{ST}		-40		125	°C
Thermal capacity				9		Ws/°C
Peak compressive force applied to case (Z-axis)		No J-lead support		5	6	lbs
ESD rating	ESD _{HBM}	Human Body Model ^[a]	1500			V _{DC}
	ESD _{MM}	Machine Model ^[b]	400			
Peak temperature during reflow		MSL 4 (Datecode 1528 and later)			245	°C
Peak time above 183 °C					150	s
Peak heating rate during reflow				1.5	3	°C/s
Peak cooling rate post reflow				1.5	6	°C/s
Thermal impedance	∅ _{JC}	Min board heat sinking		1.1	1.5	°CW

^[a] JEDEC JESD 22-A114C.01






^[b] JEDEC JESD 22-A115-A

2.1 J-LEAD PACKAGE MECHANICAL DRAWING & RECOMMENDED LAND PATTERN


TOP VIEW (COMPONENT SIDE)



BOTTOM VIEW



RECOMMENDED LAND PATTERN (COMPONENT SIDE SHOWN)




NOTES:


1. RoHS COMPLIANT PER CST-0001 LATEST REVISION.
2. DIMENSIONS ARE $\frac{mm}{inch}$. UNLESS OTHERWISE SPECIFIED, TOLERANCES ARE:
3. X / [XX] = $\pm 0.25 / [01]$; .XX / [.XXX] = $\pm 0.13 / [005]$
4. PRODUCT MARKING ON TOP SURFACE

DXF and PDF files are available on vicorpower.com

2.2.1 THROUGH-HOLE PACKAGE MECHANICAL DRAWING




2.2.2 THROUGH-HOLE PACKAGE RECOMMENDED LAND PATTERN



2.3 RECOMMENDED HEAT SINK PUSH PIN LOCATION

RECOMMENDED LAND PATTERN
(NO GROUNDING CLIPS)

TOP SIDE SHOWN




- NOTES:
1. MAINTAIN 3.50 [0.138] DIA. KEEP-OUT ZONE FREE OF COPPER, ALL PCB LAYERS.
 2. (A) MINIMUM RECOMMENDED PITCH IS 39.50 [1.555], THIS PROVIDES 7.00 [0.275] COMPONENT EDGE-TO-EDGE SPACING, AND 0.50 [0.020] CLEARANCE BETWEEN VICOR HEAT SINKS.

(B) MINIMUM RECOMMENDED PITCH IS 41.00 [1.614], THIS PROVIDES 8.50 [0.334] COMPONENT EDGE-TO-EDGE SPACING, AND 2.00 [0.079] CLEARANCE BETWEEN VICOR HEAT SINKS.

RECOMMENDED LAND PATTERN
(With GROUNDING CLIPS)

TOP SIDE SHOWN



3. VI CHIP® MODULE LAND PATTERN SHOWN FOR REFERENCE ONLY; ACTUAL LAND PATTERN MAY DIFFER. DIMENSIONS FROM EDGES OF LAND PATTERN TO PUSH-PIN HOLES WILL BE THE SAME FOR ALL FULL SIZE VI CHIP PRODUCTS.
4. RoHS COMPLIANT PER CST-0001 LATEST REVISION.
5. UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE MM [INCH]. TOLERANCES ARE:
X.X [X.XX] = ±0.3 [0.01]
X.XX [X.XXX] = ±0.13 [0.005]
6. PLATED THROUGH HOLES FOR GROUNDING CLIPS (33855) SHOWN FOR REFERENCE. HEAT SINK ORIENTATION AND DEVICE PITCH WILL DICTATE FINAL GROUNDING SOLUTION.

3.0 POWER, VOLTAGE, EFFICIENCY RELATIONSHIPS

Because of the high frequency, fully resonant SAC topology, power dissipation and overall conversion efficiency of bus converters can be estimated as shown below.

Key relationships to be considered are the following:




Figure 15 — Power transfer diagram

1. Transfer Function

a. No load condition

$$V_{OUT} = V_{IN} \cdot K \quad \text{Eq. 1}$$

Where K (transformer turns ratio) is constant for each part number

b. Loaded condition

$$V_{OUT} = V_{in} \cdot K - I_{OUT} \cdot R_{OUT} \quad \text{Eq. 2}$$

2. Dissipated Power

The two main terms of power losses in the BCM™ bus converter are:

- No load power dissipation (P_{NL}) defined as the power used to power up the module with an enabled power train at no load.
- Resistive loss (R_{OUT}) refers to the power loss across the bus converter modeled as pure resistive impedance.

$$P_{DISSIPATED} \approx P_{NL} + P_{R_{OUT}} \quad \text{Eq. 3}$$

Therefore, with reference to the diagram shown in Figure 15

$$P_{OUT} = P_{IN} - P_{DISSIPATED} = P_{IN} - P_{NL} - P_{R_{OUT}} \quad \text{Eq. 4}$$

Notice that R_{OUT} is temperature and input voltage dependent and P_{NL} is temperature dependent (See Figure 15).

The above relations can be combined to calculate the overall module efficiency:

$$\eta = \frac{P_{OUT}}{P_{IN}} = \frac{P_{IN} - P_{NL} - P_{R_{OUT}}}{P_{IN}} = \frac{V_{IN} \cdot I_{IN} - P_{NL} - (I_{OUT})^2 \cdot R_{OUT}}{V_{IN} \cdot I_{IN}} = 1 - \left(\frac{P_{NL} + (I_{OUT})^2 \cdot R_{OUT}}{V_{IN} \cdot I_{IN}} \right) \quad \text{Eq. 5}$$

4.0 OPERATING




Figure 16 — Timing diagram

5.0 USING THE CONTROL SIGNALS TM AND PC

The PC control pin can be used to accomplish the following functions:

- **Delayed start:** At startup, PC pin will source a constant 100 uA current to the internal RC network. Adding an external capacitor will allow further delay in reaching the 2.5 V threshold for module start.
- **Synchronized start up:** In a parallel module array, PC pins shall be connected in order to ensure synchronous start of all the units. While every controller has a calibrated 2.5 V reference on PC comparator, many factors might cause different timing in turning on the 100 uA current source on each module, i.e.:
 - Different V_{IN} slew rate
 - Statistical component value distribution
 By connecting all PC pins, the charging transient will be shared and all the modules will be enabled synchronously.
- **Auxiliary voltage source:** Once enabled in regular operational conditions (no fault), each BCM™ bus converter PC provides a regulated 5 V, 2 mA voltage source.
- **Output Disable:** PC pin can be actively pulled down in order to disable module operations. Pull down impedance shall be lower than 400 Ω and toggle rate lower than 1 Hz.
- **Fault detection flag:** The PC 5 V voltage source is internally turned off as soon as a fault is detected. After a minimum disable time, the module tries to re-start, and PC voltage is re-enabled. For system monitoring purposes (microcontroller interface) faults are detected on falling edges of PC signal. It is important to notice that PC doesn't have current sink capability (only 150 k Ω typical pull down is present), therefore, in an array, PC line will not be capable of disabling all the modules if a fault occurs on one of them.

The temperature monitor (TM) pin provides a voltage proportional to the absolute temperature of the converter control IC.

It can be used to accomplish the following functions:

- **Monitor the control IC temperature:** The temperature in Kelvin is equal to the voltage on the TM pin scaled by x100. (i.e. 3.0 V = 300 K = 27 °C). It is important to remember that VI Chip® products are multi-chip modules, whose temperature distribution greatly vary for each part number as well with input/output conditions, thermal management and environmental conditions. Therefore, TM cannot be used to thermally protect the system.
- **Fault detection flag:** The TM voltage source is internally turned off as soon as a fault is detected. After a minimum disable time, the module tries to re-start, and TM voltage is re-enabled.

6.0 FUSE SELECTION

VI Chip products are not internally fused in order to provide flexibility in configuring power systems. Input line fusing of VI Chip modules is recommended at system level, in order to provide thermal protection in case of catastrophic failure.

The fuse shall be selected by closely matching system requirements with the following characteristics:

- Current rating
(usually greater than maximum bus converter current)
- Maximum voltage rating
(usually greater than the maximum possible input voltage)
- Ambient temperature
- Nominal melting I^2t
- Recommended fuse: ≤ 2.5 A Bussmann PC-Tron or SOC type 36CFA.

7.0 CURRENT SHARING

The SAC topology bases its performance on efficient transfer of energy through a transformer, without the need of closed loop control. For this reason, the transfer characteristic can be approximated by an ideal transformer with some resistive drop and positive temperature coefficient.

This type of characteristic is close to the impedance characteristic of a DC power distribution system, both in behavior (AC dynamic) and absolute value (DC dynamic).

When connected in an array (with same K factor), the BCM® module will inherently share the load current with parallel units, according to the equivalent impedance divider that the system implements from the power source to the point of load.

It is important to notice that, when successfully started, BCM bus converter modules are capable of bidirectional operations (reverse power transfer is enabled if the module input falls within its operating range and the bus converter is otherwise enabled). In parallel arrays, because of the resistive behavior, circulating currents are never experienced (energy conservation law).

General recommendations to achieve matched array impedances are (see also AN016 for further details):

- to dedicate common copper planes within the PCB to deliver and return the current to the modules
- to make the PCB layout as symmetric as possible
- to apply same input/output filters (if present) to each unit




Figure 17 — BCM® module array

8.0 INPUT AND OUTPUT FILTER DESIGN

A major advantage of SAC™ systems versus conventional PWM converters is that the transformers do not require large functional filters. The resonant LC tank, operated at extreme high frequency, is amplitude modulated as a function of input voltage and output current, and efficiently transfers charge through the isolation transformer. A small amount of capacitance, embedded in the input and output stages of the module, is sufficient for full functionality and is key to achieve power density.

This paradigm shift requires system design to carefully evaluate external filters in order to:

1. Guarantee low source impedance:

To take full advantage of the BCM® bus converter dynamic response, the impedance presented to its input terminals must be low from DC to approximately 5 MHz. The connection of the module to its power source should be implemented with minimal distribution inductance. If the interconnect inductance exceeds 100 nH, the input should be bypassed with a RC damper to retain low source impedance and stable operation. With an interconnect inductance of 200 nH, the RC damper may be as high as 1 µF in series with 0.3 Ω. A single electrolytic or equivalent low-Q capacitor may be used in place of the series RC bypass.

2. Further reduce input and/or output voltage ripple without sacrificing dynamic response:

Given the wide bandwidth of the bus converter, the source response is generally the limiting factor in the overall system response. Anomalies in the response of the source will appear at the output of the module multiplied by its K factor. This is illustrated in Figures 11 and 12.

3. Protect the module from overvoltage transients imposed by the system that would exceed maximum ratings and cause failures:

The VI Chip® module input/output voltage ranges shall not be exceeded. An internal overvoltage lockout function prevents operation outside of the normal operating input range. Even during this condition, the powertrain is exposed to the applied voltage and power MOSFETs must withstand it. A criterion for protection is the maximum amount of energy that the input or output switches can tolerate if avalanched.

Total load capacitance at the output of the bus converter shall not exceed the specified maximum. Owing to the wide bandwidth and low output impedance of the module, low frequency bypass capacitance and significant energy storage may be more densely and efficiently provided by adding capacitance at the input of the module. At frequencies <500 kHz the module appears as an impedance of R_{OUT} between the source and load.

Within this frequency range capacitance at the input appears as effective capacitance on the output per the relationship defined in Eq. 5.

$$C_{OUT} = \frac{C_{IN}}{K^2} \quad \text{Eq. 6}$$

This enables a reduction in the size and number of capacitors used in a typical system.




Figure 18 – BCM module block diagram

Vicor's comprehensive line of power solutions includes high density AC-DC and DC-DC modules and accessory components, fully configurable AC-DC and DC-DC power supplies, and complete custom power systems.

Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication. Vicor reserves the right to make changes to any products, specifications, and product descriptions at any time without notice. Information published by Vicor has been checked and is believed to be accurate at the time it was printed; however, Vicor assumes no responsibility for inaccuracies. Testing and other quality controls are used to the extent Vicor deems necessary to support Vicor's product warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Specifications are subject to change without notice.

Vicor's Standard Terms and Conditions

All sales are subject to Vicor's Standard Terms and Conditions of Sale, which are available on Vicor's webpage or upon request.

Product Warranty

In Vicor's standard terms and conditions of sale, Vicor warrants that its products are free from non-conformity to its Standard Specifications (the "Express Limited Warranty"). This warranty is extended only to the original Buyer for the period expiring two (2) years after the date of shipment and is not transferable.

UNLESS OTHERWISE EXPRESSLY STATED IN A WRITTEN SALES AGREEMENT SIGNED BY A DULY AUTHORIZED VICOR SIGNATORY, VICOR DISCLAIMS ALL REPRESENTATIONS, LIABILITIES, AND WARRANTIES OF ANY KIND (WHETHER ARISING BY IMPLICATION OR BY OPERATION OF LAW) WITH RESPECT TO THE PRODUCTS, INCLUDING, WITHOUT LIMITATION, ANY WARRANTIES OR REPRESENTATIONS AS TO MERCHANTABILITY, FITNESS FOR PARTICULAR PURPOSE, INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT, OR ANY OTHER MATTER.

This warranty does not extend to products subjected to misuse, accident, or improper application, maintenance, or storage. Vicor shall not be liable for collateral or consequential damage. Vicor disclaims any and all liability arising out of the application or use of any product or circuit and assumes no liability for applications assistance or buyer product design. Buyers are responsible for their products and applications using Vicor products and components. Prior to using or distributing any products that include Vicor components, buyers should provide adequate design, testing and operating safeguards.

Vicor will repair or replace defective products in accordance with its own best judgment. For service under this warranty, the buyer must contact Vicor to obtain a Return Material Authorization (RMA) number and shipping instructions. Products returned without prior authorization will be returned to the buyer. The buyer will pay all charges incurred in returning the product to the factory. Vicor will pay all reshipment charges if the product was defective within the terms of this warranty.

Life Support Policy

VICOR'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF VICOR CORPORATION. As used herein, life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. Per Vicor Terms and Conditions of Sale, the user of Vicor products and components in life support applications assumes all risks of such use and indemnifies Vicor against all liability and damages.

Intellectual Property Notice

Vicor and its subsidiaries own Intellectual Property (including issued U.S. and Foreign Patents and pending patent applications) relating to the products described in this data sheet. No license, whether express, implied, or arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Interested parties should contact Vicor's Intellectual Property Department.

The products described on this data sheet are protected by the following U.S. Patents Numbers:

5,945,130; 6,403,009; 6,710,257; 6,911,848; 6,930,893; 6,934,166; 6,940,013; 6,969,909; 7,038,917; 7,166,898; 7,187,263; 7,361,844; D496,906; D505,114; D506,438; D509,472; and for use under 6,975,098 and 6,984,965.

Vicor Corporation
25 Frontage Road
Andover, MA, USA 01810
Tel: 800-735-6200
Fax: 978-475-6715

email

Customer Service: custserv@vicorpower.com
Technical Support: apps@vicorpower.com