## Data Sheet

ADCMP380

## FEATURES

## Comparator with on-chip reference

Ultralow power consumption with Icc = $92 \mathbf{n A}$ (typical)
Precision low voltage monitoring down to 0.5 V
Accurate internal reference level over full temperature range
$\pm 1.6 \%$ at 1 V
$\pm 2.2 \%$ at 0.5 V
Enable input
$23 \mu s$ typical propagation delay
Open-drain type output
Input glitch immunity
Available in a $1.46 \mathrm{~mm} \times 0.96 \mathrm{~mm}$ WLCSP
Operational temperature range: $-\mathbf{4 0 ^ { \circ }} \mathrm{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathrm{C}$

## APPLICATIONS

## Portable/battery-operated equipment

Battery monitors
Energy harvesting

## GENERAL DESCRIPTION

The ADCMP380 is an ultralow power voltage comparator with internal reference suitable for use in general-purpose applications. The ultralow power consumption of this device makes it suitable for power efficiency sensitive systems, such as battery-powered portable devices and energy meters.
The ADCMP380 is available with a 0.5 V and 1 V internal reference with $\pm 2.2 \%$ and $\pm 1.6 \%$ accuracy, respectively, over the full temperature range; this internal reference enables the device to monitor the node of interest accurately to 0.5 V . The enable input allows the user to hold the output low regardless of the state of the input.

## FUNCTIONAL BLOCK DIAGRAM



Figure 1.

The ADCMP380 is available in a 6 -ball, $1.46 \mathrm{~mm} \times 0.96 \mathrm{~mm}$ WLCSP and is specified over the temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

Table 1. Selection Table

| Part No. | Reference Voltage (V) | Output |
| :--- | :--- | :--- |
| ADCMP380-1 | 1 | Open-drain |
| ADCMP380-2 | 0.5 | Open-drain |

## TABLE OF CONTENTS

Features ..... 1
Applications. ..... 1
Functional Block Diagram .....  1
General Description ..... 1
Revision History ..... 2
Specifications ..... 3
Absolute Maximum Ratings .....  4
Thermal Resistance .....  4
ESD Caution ..... 4
Pin Configuration and Function Descriptions. .....  5
REVISION HISTORY
2/16-Rev. 0 to Rev. AChanges to Ordering Guide10
Typical Performance Characteristics. .....  6
Theory of Operation .....  8
Transient Immunity .....  8
Output .....  8
EN Input .....  8
Adding Hysteresis .....  8
Device Options .....  9
Outline Dimensions ..... 10
Ordering Guide ..... 10

## 3/15-Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPERATING VOLTAGE RANGE | $\mathrm{V}_{\text {cc }}$ | $\begin{aligned} & \hline 2 \\ & 0.9 \end{aligned}$ |  | 5.5 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | Guarantees valid OUT output Guarantees OUT Iow |
| UNDERVOLTAGE LOCKOUT (UVLO) Input Voltage Rising Input Voltage Falling Hysteresis | UVLO ${ }_{\text {RISE }}$ UVLO ${ }_{\text {fall }}$ UVLOhrs | 1.65 | 90 | 1.95 | V <br> V mV |  |
| INPUT CURRENT VCC Quiescent Current IN Average Input Current | Icc <br> Ivin |  | $\begin{aligned} & 92 \\ & 4 \\ & 4 \end{aligned}$ | $\begin{aligned} & 190 \\ & 110 \\ & 8.5 \\ & 32 \end{aligned}$ | nA <br> nA <br> nA <br> nA | OUT high <br> OUT high, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ $\begin{aligned} & \mathrm{V}_{\mathbb{I N}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{I N}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=2 \mathrm{~V} \end{aligned}$ |
| REFERENCE VOLTAGE <br> ADCMP380-1 <br> ADCMP380-2 | $V_{\text {ReF }}$ | $\begin{aligned} & 0.984 \\ & 0.489 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & 1.016 \\ & 0.511 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | Input falling $\begin{aligned} & V_{\text {REF }}=1 \mathrm{~V} \\ & \mathrm{~V}_{\text {REF }}=0.5 \mathrm{~V} \end{aligned}$ |
| INPUT HYSTERESIS | V HYST |  | 10.3 |  | mV |  |
| PROPAGATION DELAY IN to OUT | $t_{\text {PD }}$ | $\begin{aligned} & 13.5 \\ & 22 \end{aligned}$ | $\begin{aligned} & 23 \\ & 39.5 \end{aligned}$ | $\begin{aligned} & 35 \\ & 61 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ | IN falling with $\mathrm{V}_{\text {REF }} \times 10 \%$ overdrive IN rising with $\mathrm{V}_{\text {REF }} \times 10 \%$ overdrive |
| IN GLITCH REJECTION | tGR_N |  | $\begin{aligned} & 21 \\ & 38 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ | IN falling with $\mathrm{V}_{\text {REF }} \times 10 \%$ overdrive IN rising with $\mathrm{V}_{\text {REF }} \times 10 \%$ overdrive |
| OUT OUTPUT Output Voltage Low <br> Leakage Current | Vout_ol |  |  | $\begin{aligned} & 0.4 \\ & 0.4 \\ & 0.4 \\ & 0.4 \\ & 5 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{nA} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}>4.25 \mathrm{~V}, \mathrm{I}_{\mathrm{sINK}}=6.5 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{cc}}>2.5 \mathrm{~V}, \mathrm{I}_{\mathrm{IINK}}=6 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{Cc}}>1.2 \mathrm{~V}, \mathrm{I}_{\mathrm{sINK}}=4.6 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{cc}}>0.9 \mathrm{~V}, \mathrm{I}_{\mathrm{sINK}}=0.9 \mathrm{~mA} \\ & \mathrm{~V}_{\text {out }}=\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V} \\ & \hline \end{aligned}$ |
| EN INPUT <br> $V_{\text {IL }}$ <br> $\mathrm{V}_{\mathrm{H}}$ <br> EN Glitch Rejection <br> EN to OUT Delay <br> EN Pull-Up Resistance | $\mathrm{t}_{\text {_en }}$ | $0.9$ $0.5$ | $\begin{aligned} & 0.4 \\ & 0.65 \\ & 0.6 \end{aligned}$ | 0.4 $0.82$ | V <br> V <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mathrm{M} \Omega$ | EN falling |

## ABSOLUTE MAXIMUM RATINGS

Table 3.

| Parameter | Rating |
| :--- | :--- |
| VCC | -0.3 V to +6 V |
| OUT | -0.3 V to +6 V |
| IN | -0.3 V to +6 V |
| EN | -0.3 V to $\mathrm{Vcc}+0.3 \mathrm{~V}$ |
| Input/Output Current | 10 mA |
| Storage Temperature Range | $-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ is specified for a device soldered on an FR4 board with a minimum footprint.

Table 4.

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | Unit |
| :--- | :--- | :--- |
| 6-Ball WLCSP | 105.6 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Table 5. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| A1 | VCC | Power Supply Input. It is recommended to place a $0.1 \mu$ F decoupling capacitor between the VCC pin and the GND pin. |
| A2 | GND | Ground. Both GND pins on the ADCMP380 must be grounded. <br> Active High Output Enable Input. If required, a $0.1 \mu$ F capacitor between the EN pin and ground provides <br> additional noise immunity. |
| B2 | EN | GND |
| C1 | Ground. Both GND pins on the ADCMP380 must be grounded. |  |
| C2 | OUT | Comparator Input. <br> Open-Drain Comparator Output. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 3. Supply Current (Icc) vs. Temperature


Figure 4. Supply Current (Icc) vs. Supply Voltage, Vcc $<2$ V


Figure 5. Supply Current (Icc) vs. Supply Voltage


Figure 6. Input Current for IN and VCC vs. VIN


Figure 7. Output Voltage vs. Voltage on VCC (with the OUT Pin Pulled up to the VCC Pin Through Rpullup)


Figure 8. Maximum Transient Duration vs. OUT Comparator Overdrive


Figure 9. IN Pin Leakage Current vs. Temperature


Figure 10. OUT Pin Leakage Current vs. Output Voltage, OUT Logic High


Figure 11. OUTLow Level Output Voltage (Vout_ol) vs. Sink Current (Isink)

Figure 12. OUT Delay With IN Rising, Channel $2=I N$, Channel 4 = OUT


Figure 13. OUT Delay With IN Falling, Channel $2=I N$, Channel $4=$ OUT


## THEORY OF OPERATION

The ADCMP380 ultralow power voltage comparator is especially suited for battery-powered applications due to the maximum 190 nA quiescent current. The internal precision reference and the low input leakage current allow the user to monitor the voltage of interest accurately through external resistor dividers. The device features internal input hysteresis and an open-drain output. The output remains logic high after the voltage on the IN pin is above the internal reference voltage. The device keeps the output in a logic low state whenever the supply voltage on the VCC pin is below the UVLO threshold. The output can be disabled and remains low if the EN pin is pulled low, regardless of the status of the IN pin.

## TRANSIENT IMMUNITY

To avoid unnecessary output state change caused by fast power supply transients, an input glitch filter is added to the IN pin of the ADCMP380 to filter out the transient glitches on the pin.
Figure 8 shows the comparator overdrive (that is, the maximum magnitude of positive and negative going pulses with respect to the reference voltage) vs. the pulse duration without changing the state of the output.

## OUTPUT

The output of ADCMP380 comparator is open-drain. The output is guaranteed to be logic low from when $\mathrm{V}_{\mathrm{CC}}=0.9 \mathrm{~V}$ to when the device exits ULVO.
When the IN voltage falls below the internal reference voltage, the OUT pin asserts low within $23 \mu \mathrm{~s}$ (typical). When the monitored voltage rises above the reference voltage plus hysteresis, the OUT pin asserts high within $39.5 \mu \mathrm{~s}$.

## EN INPUT

Driving EN low asserts the output low. The EN input has a $0.6 \mathrm{M} \Omega$ internal pull-up resistor so that the input is always high when unconnected. To drive the EN input, use an external signal or a push-button switch to ground; debounce circuitry is integrated on-chip for this purpose. Noise immunity is provided on the EN input, and fast, negative going transients of up to $0.4 \mu \mathrm{~s}$ (typical) are ignored. If required, a $0.1 \mu \mathrm{~F}$ capacitor between the EN pin and ground provides additional noise immunity.
vcc


Figure 14. Timing Diagram

## ADDING HYSTERESIS

To prevent oscillations at the output caused by noise or slowly moving signals passing the switching threshold, positive feedback can add hysteresis to the input.
For the configuration shown in Figure 15, connect the bottom end of the input resistor divider to the output; the effective threshold is altered based on the output state.
The input falling threshold level is given by

$$
V_{I N_{-} F A L L}=\frac{V_{R E F}\left(R 1+R 2+R_{\text {PULLUP }}\right)-V_{\text {SUPPLY }} R 1}{R 2+R_{\text {PULLUP }}}
$$

where $V_{\text {REF }}=0.6 \mathrm{~V}$, assuming $R_{\text {LOAD }} \gg R 2$ and $R_{\text {PULLUP, }}$ where $R_{L O A D}$ is the resistance on the load.
The input rising threshold level is given by

$$
V_{I N_{-} R I S E}=\frac{V_{R E F}(R 1+R 2)}{R 2}
$$

The additional hysteresis is the difference between these voltage levels and is given by

$$
\Delta V_{I N}=\frac{V_{R E F} R 1 R_{P U L L U P}+V_{S U P P L Y} R 1 R 2}{R 2 \times R 2+R 2 \times R_{P U L L U P}}
$$

Note that the built in hysteresis of the device is neglected in this calculation.


Figure 15. Configuration with Added Hysteresis

## DEVICE OPTIONS

Table 6. Reference Voltage ( $\mathrm{V}_{\text {ReF }}$ ) Options ( $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

| Model Number | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- |
| ADCMP380-1 | 0.984 | 1 | 1.016 | V |
| ADCMP380-2 | 0.489 | 0.5 | 0.511 | V |



Figure 16. Ordering Code Structure

## OUTLINE DIMENSIONS



08-25-2014-A
Figure 17. 6-Ball Wafer Level Chip Scale Package [WLCSP] (CB-6-17)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option | Branding |
| :--- | :--- | :--- | :--- | :--- |
| ADCMP380-1ACBZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 6-Ball Wafer Level Chip Scale Package [WLCSP] | CB-6-17 | CW |
| ADCMP380-2ACBZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 6-Ball Wafer Level Chip Scale Package [WLCSP] | CB-6-17 | LQZ |
| ADCMP380-EVALZ |  | Evaluation Board |  |  |

${ }^{1} Z=$ RoHS Compliant Part.

