## SN74SSTL16837A 20-BIT SSTL\_3 INTERFACE UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCBS675G - SEPTEMBER 1996 - REVISED SEPTEMBER 1998

- **Member of the Texas Instruments** *Widebus*™ Family
- Supports SSTL\_3 Signal Inputs and **Outputs**
- Flow-Through Architecture Optimizes PCB Layout
- Meets SSTL\_3 Class I and Class II **Specifications**
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- **Packaged in Plastic Thin Shrink Small-Outline Package**


#### description

This 20-bit universal bus driver is designed for 3-V to 3.6-V V<sub>CC</sub> operation and SSTL\_3 or LVTTL I/O levels.

Data flow from A to Y is controlled by the output-enable (OE) input. The device operates in the transparent mode when latch enable (LE) is high. The A data is latched if LE is low and clock (CLK) is held at a high or low logic level. If LE is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When OE is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74SSTL16837A is characterized for operation from 0°C to 70°C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated




SCBS675G - SEPTEMBER 1996 - REVISED SEPTEMBER 1998

#### **FUNCTION TABLE**

	INP	UTS		OUTPUT		
OE	LE	CLK	Α	Υ		
L	Н	Х	Н	Н		
L	Н	Χ	L	L		
L	L	$\uparrow$	Н	Н		
L	L	$\uparrow$	L	L		
L	L	Н	Χ	Y <sub>0</sub> †		
L	L	L	Χ	Y <sub>0</sub> † Y <sub>0</sub> ‡		
Н	Χ	Χ	Χ	Z		

<sup>†</sup> Output level before the indicated steady-state input conditions were established, provided that CLK was high before LE went low

### logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Supply voltage range, V <sub>CC</sub> or V <sub>DDO</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)	0.5 V to V <sub>DDQ</sub> + 0.5 V
Input clamp current, $I_{ K }(V_{ I } < 0)$	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>DDQ</sub> )	±50 mA
Continuous current through each V <sub>CC</sub> , V <sub>DDQ</sub> , or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3)	73°C/W
Storage temperature range, T <sub>stg</sub>	

<sup>§</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This current flows only when the output is in the high state and  $V_O > V_{DDQ}$ .
  - 3. The package thermal impedance is calculated in accordance with JESD 51.



<sup>‡</sup> Output level before the indicated steady-state input conditions were established

### recommended operating conditions (see Note 4)

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		V <sub>DDQ</sub>		3.6	V
V <sub>DDQ</sub>	Output supply voltage		3		3.6	V
VREF	Reference voltage ( $V_{REF} = 0.45 \times V_{DD}$	Q)	1.3	1.5	1.7	V
VTT	Termination voltage (V <sub>REF</sub> = V <sub>TT</sub> = 0.45	$5 \times V_{DDQ}$	V <sub>REF</sub> -50	OmV V <sub>REF</sub>	V <sub>REF</sub> +50mV	V
VI	Input voltage		0		V <sub>CC</sub>	V
VIH	AC high-level input voltage	All inputs	V <sub>REF</sub> +400	0mV		V
V <sub>IL</sub>	AC low-level input voltage	All inputs			V <sub>REF</sub> -400mV	
VIH	DC high-level input voltage	All inputs	V <sub>REF</sub> +200	0mV		
V <sub>IL</sub>	DC low-level input voltage	All inputs			V <sub>REF</sub> -200mV	V
ІОН	High-level output current				-20	mA
loL	Low-level output current				20	IIIA
TA	Operating free-air temperature		0		70	°C

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

I	PARAMETER	TEST C	ONDITIONS	Vcc	MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK		I <sub>I</sub> = -18 mA		3 V			-1.2	V	
		I <sub>OH</sub> = -100 μA		3 V to 3.6 V	V <sub>CC</sub> -0.2	2			
Vон		I <sub>OH</sub> = -16 mA		3 V	2.2			V	
		I <sub>OH</sub> = -20 mA		] 3 v	2.1				
		I <sub>OL</sub> = 100 μA		3 V to 3.6 V			0.2		
VOL		I <sub>OL</sub> = 16 mA		3 V			0.5	V	
		I <sub>OL</sub> = 20 mA		] 3 v			0.55		
	LE	V <sub>I</sub> = 2.1 V or 0.9 V	\/n== -12\/ or 17\/	3.6 V			±40	μΑ	
		V <sub>I</sub> = 3.6 V or 0	V <sub>REF</sub> = 1.3 V or 1.7 V	3.6 V			±1.2	mA	
	Data innuta OF	V <sub>I</sub> = 2.1 V or 0.9 V	\\ 42\\or47\\	3.6 V			±5		
IJ	Data inputs, OE	$V_{REF} = 1.3 \text{ V or } 1.7 \text{ V}$	3.6 V			±5	μΑ		
	CLK	V <sub>I</sub> = 2.1 V or 0.9 V	V <sub>REF</sub> = 1.3 V or 1.7 V	3.6 V			±150		
	CLK	V <sub>I</sub> = 3.6 V or 0	VREF = 1.3 V 01 1.7 V	3.0 V			±4	mA	
	V <sub>REF</sub>	V <sub>REF</sub> = 1.3 V or 1.7 V		3.6 V			±150	μΑ	
lo-		$V_0 = 0.9 \text{ V or } 2.1 \text{ V}$	.1 V				±10	μА	
loz		$V_0 = 0 \text{ or } 3.6 \text{ V}$		3.6 V	±10			μΑ	
loo		V <sub>I</sub> = 2.1 V or 0.9 V	10 - 0	3.6 V			90	mA	
ICC		V <sub>I</sub> = 3.6 V or 0	IO = 0	3.0 V	90			IIIA	
Ci	Control inputs	V <sub>I</sub> = 2.1 V or 0.9 V		3.3 V		2.5		pF	
V <sub>I</sub>	A port	7 1 = 2.1 1 01 0.9 1		3.3 V		2		PΓ	
Со	Y port	V <sub>O</sub> = 2.1 V or 0.9 V	·	3.3 V		3		pF	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.



## SN74SSTL16837A 20-BIT SSTL\_3 INTERFACE UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCBS675G - SEPTEMBER 1996 - REVISED SEPTEMBER 1998

## timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				V <sub>CC</sub> =		UNIT
				MIN	MAX	
fclock	Clock frequency				200	MHz
	t <sub>w</sub> Pulse duration	LE high		2.5		ns
t <sub>W</sub>	ruise dui ation	CLK high or low		2.5		
		A before CLK↑	LE low	1.5		
t <sub>su</sub>	Setup time	A before LE↓	CLK high	1.5		ns
		A pelote LE	CLK low	2		
4.		A after CLK↑ LE low		1		20
чh	t <sub>h</sub> Hold time A after LE↓			1		ns


## switching characteristics over recommended operating free-air temperature range, Class I, $V_{REF} = V_{TT} = V_{DDQ} \times 0.45$ and $C_L = 10$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> =	UNIT	
	(INFOT)	(001701)	MIN	MAX	
fmax			200		MHz
	А		1.1	4	
t <sub>pd</sub>	LE	Υ	1.5	4.1	ns
·	CLK		1	3	
t <sub>en</sub>	ŌĒ	Y	1.8	5.5	ns
<sup>t</sup> dis	ŌĒ	Y	1.8	6	ns


# switching characteristics over recommended operating free-air temperature range, Class II, $V_{REF} = V_{TT} = V_{DDQ} X$ 0.45 and $C_L = 30 \ pF$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INFOT)	(001-01)	MIN	MAX	
f <sub>max</sub>			200		MHz
	Α		1.1	4.2	
<sup>t</sup> pd	LE	Y	1.5	4.3	ns
•	CLK		1	3.2	
t <sub>en</sub>	ŌĒ	Y	1.8	5.5	ns
<sup>t</sup> dis	ŌĒ	Y	1.8	6	ns

#### PARAMETER MEASUREMENT INFORMATION



#### LOAD CIRCUIT



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  1 ns.  $t_f \leq$  1 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $V_{TT} = V_{REF} = V_{CC} \times 0.45$
  - F.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - G. tpzL and tpzH are the same as ten.
  - H. tpHL and tpLH are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated